ATXMEGA32A4-CUR Atmel, ATXMEGA32A4-CUR Datasheet - Page 282

• Manufacturer Part Number: ATXMEGA32A4-CUR
• Description: MCU AVR 32+4 FLASH 49VFBGA
• Manufacturer: Atmel
• Series: AVR® XMEGAr

Specifications of ATXMEGA32A4-CUR

• Core Processor: AVR
• Core Size: 8/16-Bit
• Speed: 32MHz
• Connectivity: I²C, IrDA, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.6 V ~ 3.6 V
• Data Converters: A/D 12x12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 49-VFBGA
• For Use With: ATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATSTK600 - DEV KIT FOR AVR/AVR32770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPI
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

8077H–AVR–12/09
• Bit 7:6 - MRDLY[1:0]: SDRAM Mode Register Delay
These bits select the delay between Mode Register command and an Activate command in
number of Peripheral 2x clock (CLK
Table 24-11. SDRAM Column Bits settings
• Bit 5:3 - ROWCYCDLY[2:0]: SDRAM Row Cycle Delay
These bits select the delay between a Refresh and an Activate command in number of Periph-
eral 2x clock (CLK
Table 24-12. SDRAM Row Cycle Delay settings
• Bit 2:0 - RPDLY[2:0]: SDRAM Row to Pre-charge Delay
RPDLY defines the delay between a Pre-charge command and another command in number of
Peripheral 2x clock (CLK
Table 24-13. SDRAM Row Cycle Delay settings
ROWCYDLY[2:0]
MRDLY[1:0]
RPDLY[2:0]
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
00
01
10
11
PER2
) cycles, according to
Group Configuration
0CLK
1CLK
2CLK
3CLK
Group Configuration
0CLK
1CLK
2CLK
3CLK
4CLK
5CLK
6CLK
7CLK
Group Configuration
0CLK
1CLK
2CLK
3CLK
4CLK
5CLK
6CLK
7CLK
PER2
) cycles, according to
PER2
) cycles, according to
Table 24-12 on page
Description
0 CLK
1 CLK
2 CLK
3 CLK
Description
0 CLK
1 CLK
2 CLK
3 CLK
4 CLK
5 CLK
6 CLK
7 CLK
Description
0 CLK
1 CLK
2 CLK
3 CLK
4 CLK
5 CLK
6 CLK
7 CLK
Table 24-13 on page
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
PER2
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
cycles delay
Table 24-11 on page
282..
282.
XMEGA A
282.
282