h8s-2635 Renesas Electronics Corporation., h8s-2635 Datasheet - Page 659

• Manufacturer Part Number: h8s-2635
• Description: Renesas 16-bit Single-chip Microcomputer H8s Family/h8s/2600 Series
• Manufacturer: Renesas Electronics Corporation.

Notes on ICDR Reads in Transmit Mode and ICDR Writes in Receive Mode
When attempting to read ICDR in the transmit mode (TRS = 1) or write to ICDR in the receive
mode (TRS = 0) under certain conditions, the SCL pin may not be held low after the
completion of the transmit or receive operation and a clock may not be output to the SCL bus
line before the ICDR register access operation can take place properly.
When accessing ICDR, always change the setting to the transmit mode before performing a
read operation, and always change the setting to the receive mode before performing a write
operation.
Notes on ACKE Bit and TRS Bit in Slave Mode
When using the I
1 is received as an acknowledge bit (ACKB = 1) in the transmit mode (TRS = 1), an interrupt
may be generated at the rising edge of the 9th clock cycle if the address does not match.
When performing slave mode operations using the IIC bus interface module, make sure to do
the following.
(1) When a 1 is received as an acknowledge bit for the final transmit data after completing a
(2) In the slave mode, change the setting to the receive mode (TRS = 0) before the start
Notes on Arbitration Lost in Master Mode
The I
arbitration is lost in master mode and a transition to slave receive mode is automatically
carried out.
When arbitration is lost not in the first frame but in the second frame or subsequent frame,
transmit/receive data that is not an address is compared with the value set in the SAR or SARX
register as an address. If the receive data matches with the address in the SAR or SARX
register, the I
figure 15-27.)
In multi-master mode, a bus conflict could happen. When The I
master mode, check the state of the AL bit in the ICSR register every time after one frame of
data has been transmitted or received.
When arbitration is lost during transmitting the second frame or subsequent frame, take
avoidance measures.
series of transmit operations, clear the ACKE bit in the ICCR register to 0 to initialize the
ACKB bit to 0.
condition is input. To ensure that the switch from the slave transmit mode to the slave
receive mode is accomplished properly, end the transmission as described in figure 15-17.
2
Section 15 I
C bus interface recognizes the data in transmit/receive frame as an address when
2
C bus interface erroneously recognizes that the address call has occurred. (See
2
C bus interface, if an address is received in the slave mode immediately after
2
C Bus Interface [Option] (Only for the H8S/2638, H8S/2639, and H8S/2630)
Rev. 6.00 Feb 22, 2005 page 599 of 1484
2
C bus interface is operated in
REJ09B0103-0600