h8s-2635 Renesas Electronics Corporation., h8s-2635 Datasheet - Page 646

no-image

h8s-2635

Manufacturer Part Number
h8s-2635
Description
Renesas 16-bit Single-chip Microcomputer H8s Family/h8s/2600 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet
Section 15 I
15.3.8
The I
the slave address and the R/
of the last frame, and so on. Therefore, continuous data transfer using the DTC must be carried out
in conjunction with CPU processing by means of interrupts.
Table 15-5 shows some examples of processing using the DTC. These examples assume that the
number of transfer data bytes is known in slave mode.
Table 15-5 Examples of Operation Using the DTC
Rev. 6.00 Feb 22, 2005 page 586 of 1484
REJ09B0103-0600
Item
Slave address +
R/
transmission/
reception
Dummy data
read
Actual data
transmission/
reception
Dummy data
(H'FF) write
Last frame
processing
Transfer request
processing after
last frame
processing
Setting of
number of DTC
transfer data
frames
W
bit
2
C bus format provides for selection of the slave device and transfer direction by means of
Operation Using the DTC
2
C Bus Interface [Option] (Only for the H8S/2638, H8S/2639, and H8S/2630)
Master Transmit
Mode
Transmission by
DTC (ICDR write)
Transmission by
DTC (ICDR write)
Not necessary
1st time: Clearing
by CPU
2nd time: End
condition issuance
by CPU
Transmission:
Actual data count
+ 1 (+1 equivalent
to slave address +
R/
W
bits)
W
bit, confirmation of reception with the acknowledge bit, indication
Master Receive
Mode
Transmission by
CPU (ICDR write)
Processing by
CPU (ICDR read)
Reception by
DTC (ICDR read)
Reception by
CPU (ICDR read)
Not necessary
Reception: Actual
data count
Slave Transmit
Mode
Reception by
CPU (ICDR read)
Transmission by
DTC (ICDR write)
Processing by
DTC (ICDR write)
Not necessary
Automatic clearing
on detection of end
condition during
transmission of
dummy data (H'FF)
Transmission:
Actual data count
+ 1 (+1 equivalent
to dummy data
(H'FF))
Slave Receive
Mode
Reception by CPU
(ICDR read)
Reception by DTC
(ICDR read)
Reception by CPU
(ICDR read)
Not necessary
Reception: Actual
data count

Related parts for h8s-2635