peb2256 Infineon Technologies Corporation, peb2256 Datasheet - Page 155

no-image

peb2256

Manufacturer Part Number
peb2256
Description
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb2256H
Manufacturer:
Infineon
Quantity:
5
Part Number:
peb2256H-V12
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
peb2256HV1.2
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2256HV1.2
Manufacturer:
SIEMENS
Quantity:
3
Part Number:
peb2256HV1.2
Manufacturer:
XILINX
0
Part Number:
peb2256HV1.4
Manufacturer:
INFINEON
Quantity:
1 831
Part Number:
peb2256R V1.2
Quantity:
5 510
Similar to the receive line interface three different data types are supported:
Figure 50
Table 39
Parameter
Characteristic Impedance [ Ω ]
R
t2 : t1
1)
• Ternary Signal
• Dual-rail data PCM(+), PCM(-) at multifunction ports XDOP and XDON with 50% or
• Unipolar data on port XOID is transmitted in NRZ (non return to zero) with 100% duty
5.4.3
The transmit jitter attenuator DCO-X circuitry generates a "jitter-free" transmit clock and
meets the following requirements: PUB 62411, PUB 43802, TR-TSY 009,TR-TSY 253,
TR-TSY 499 and ITU-T I.431 and G.703. The DCO-X circuitry works internally with the
Data Sheet
1
This value refers to an ideal transformer without any parasitics. Any transformer resistance or other parasitic
resistances have to be taken into account when calculating the final value of the output serial resistors.
Selection between B8ZS or simple AMI coding with zero code suppression (B7
stuffing) is provided. B7 stuffing can be disabled on a per time slot basis (Clear
Channel capability). Selected by FMR0.XC1/0 and LIM1.DRS = 0.
100% duty cycle and with programmable polarity. Line coding is done in the same way
as in ternary interface mode. Selected by FMR0.XC1 = 1 and LIM1.DRS = 1.
cycle or in CMI code with or without (SIC3.CMI) preprocessed by B8ZS coding to a
fiber-optical interface. Clocking off data is done with the rising edge of the transmit
clock XCLK (1544 kHz) and with a programmable polarity. Selection is done by
FMR0.XC1 = 0 and LIM1.DRS = 1.
( ± 1%) [ Ω ]
Single-rail data is converted into a ternary signal which is output on pins XL1 and XL2.
Transmit Jitter Attenuator (T1/J1)
Transmitter Configuration (T1/J1)
Recommended Transmitter Configuration Values (T1/J1)
Line
t
1
t
2
155
R
R
1
1
XL1
XL2
100
T1
Functional Description T1/J1
FALC
R
ITS10968
1 : 2.4
2
1)
FALC56 V1.2
110
PEB 2256
J1
2002-08-27

Related parts for peb2256