peb2256 Infineon Technologies Corporation, peb2256 Datasheet - Page 130

no-image

peb2256

Manufacturer Part Number
peb2256
Description
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb2256H
Manufacturer:
Infineon
Quantity:
5
Part Number:
peb2256H-V12
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
peb2256HV1.2
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2256HV1.2
Manufacturer:
SIEMENS
Quantity:
3
Part Number:
peb2256HV1.2
Manufacturer:
XILINX
0
Part Number:
peb2256HV1.4
Manufacturer:
INFINEON
Quantity:
1 831
Part Number:
peb2256R V1.2
Quantity:
5 510
• RBS1/0 = 00: two frame buffer or 386 bits
• RBS1/0 = 01: one frame buffer or 193 bits
• RBS1/0 = 10: short buffer or 96 bits
• RBS1/0 = 11: Bypass of the receive elastic buffer
The functions are:
• Clock adaption between system clock (SCLKR) and internally generated route clock
• Compensation of input wander and jitter.
• Frame alignment between system frame and receive route frame
• Reporting and controlling of slips
Controlled by special signals generated by the receiver, the unipolar bit stream is
converted into bit-parallel, time slot serial data which is circularly written to the elastic
buffer using internally generated Receive Route Clock (RCLK).
Reading of stored data is controlled by the system clock sourced by SCLKR or by the
receive jitter attenuator and the synchronization pulse (SYPR) together with the
programmed offset values for the receive time slot/clock slot counters. After conversion
into a serial data stream, the data is sent out on port RDO. If the receive buffer is
bypassed programming of the time slot offset is disabled and data is clocked off with
RCLK instead of SCLKR.
Data Sheet
Maximum of wander amplitude (peak-to-peak): (1 UI = 648 ns)
System interface clocking rate: modulo 2.048 MHz:
142 UI in channel translation mode 0
78 UI in channel translation mode 1
System interface clocking rate: modulo 1.544 MHz:
Maximum of wander: 140 UI
average delay after performing a slip: 1 frame or 193 bits
System interface clocking rate: modulo 2.048 MHz:
Maximum of wander: 70 UI in channel translation mode 0
Maximum of wander: 50 UI in channel translation mode 1
System interface clocking rate: modulo 1.544 MHz:
Maximum of wander: 74 UI
average delay after performing a slip: 96 bits
System interface clocking rate: modulo 2.048 MHz:
Maximum of wander: 28 UI in channel translation mode 0; channel translation mode
1 not supported
System interface clocking rate: modulo 1.544 MHz:
Maximum of wander: 38 UI
average delay after performing a slip: 48 bits
(RCLK).
130
Functional Description T1/J1
FALC56 V1.2
PEB 2256
2002-08-27

Related parts for peb2256