EP2AGX65DF29C6N Altera, EP2AGX65DF29C6N Datasheet - Page 82

• Manufacturer Part Number: EP2AGX65DF29C6N
• Description: IC ARRIA II GX FPGA 65K 780FBGA
• Manufacturer: Altera
• Series: Arria II GXr

Specifications of EP2AGX65DF29C6N

• Number Of Logic Elements/cells: 60214
• Number Of Labs/clbs: 2530
• Total Ram Bits: 5246
• Number Of I /o: 364
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 780-FBGA
• Family Name: Arria® II GX
• Number Of Logic Blocks/elements: 63250
• # I/os (max): 364
• Frequency (max): 400MHz
• Operating Supply Voltage (typ): 900mV
• Logic Cells: 63250
• Ram Bits: 5557452.8
• Operating Supply Voltage (min): 0.87V
• Operating Supply Voltage (max): 0.93V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 780
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

4–22
Four-Multiplier Adder
Arria II GX Device Handbook, Volume 1
Equation 4–4
Equation 4–4. Complex Multiplication Equation
To implement this complex multiplication in the DSP block, the real part
[(a × c) – (b × d)] is implemented using two multipliers feeding one subtractor block,
and the imaginary part [(a × d) + (b × c)] is implemented using another two
multipliers feeding an adder block. This mode automatically assumes all inputs are
using signed numbers.
In the four-multiplier adder configuration shown in
implement 2 four-multiplier adders (1 four-multiplier adder per half-DSP block).
These modes are useful for implementing one-dimensional and two-dimensional
filtering applications. The four-multiplier adder is performed in two addition stages.
The outputs of two of the four multipliers are initially summed in the two first-stage
adder blocks. The results of these two adder blocks are then summed in the
second-stage adder block to produce the final four-multiplier adder result, as shown
in
Equation 4–2 on page 4–3
shows how you can write a complex multiplication.
(a + jb) × (c + jd) = [(a × c) – (b × d)] + j[(a × d) + (b × c)]
and
Equation 4–3 on page
Chapter 4: DSP Blocks in Arria II GX Devices
Figure
4–4.
4–13, the DSP block can
© July 2010 Altera Corporation
Operational Mode Descriptions