WG82574L S LBA9 Intel, WG82574L S LBA9 Datasheet - Page 69

no-image

WG82574L S LBA9

Manufacturer Part Number
WG82574L S LBA9
Description
CONTROLLER, ENET, INTEL 82574L, 64PQFN
Manufacturer
Intel
Datasheet

Specifications of WG82574L S LBA9

Ethernet Type
IEEE 802.3, IEEE 802.3u, IEEE 802.3ab
Supply Voltage Range
3V To 3.6V
Operating Temperature Range
0°C To +85°C
Digital Ic Case Style
QFN
No. Of Pins
64
Package / Case
QFN
Interface Type
I2C, JTAG, PCI, SPI
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Initialization—82574 GbE Controller
Figure 13.
82574L Initialization - PHY and Manageability
Each PCIe register write takes ~20 PCIe clocks (31.25 MHz) per table entry <=>
640 ns per Dword. Each PHY register write takes those 20 clocks + 64 MDC cycles on
the MDIO interface (2.5 MHz) => 26.24 ms per Dword. Therefore, the total is 640 ns x
4 + 26.24 ms x 16 = 422 ms.
Each PCIe register write takes ~20 PCIe clocks (31.25 MHz) per table entry <=>
640 ns per Dword. Therefore, the bottleneck is the EEPROM at 40 ms per Dword. Each
PHY register write takes those 20 clocks + 64 MDC cycles on the MDIO interface (2.5
MHz) => 26.24 ms per Dword. Therefore, the bottleneck is the EEPROM at 40 ms per
Dword. The 16+4 entries take 20 Dwords x 40 ms = 0.8 s.
82574 set to default
Clear SW/HW NVM
semaphore
0
values
No need to load
Configuration
Extended
PHY was inactive up to
and/or wake up based
bits in NVM word 0x0F
Enable manageability
on NVM configuration
Based on MNG_Mode
Enable the PHY if
~0
11
Configuration from
Clear SW/HW NVM
needed
~0.42
Load Extended
now
Shadow RAM
D
semaphore
C
Flash
4
Configuration
Need to load
Extended
Configuration from
Clear SW/HW NVM
Load Extended
~0.8
semaphore
EEPROM
EEPROM
5
69

Related parts for WG82574L S LBA9