DS34S132GNA2+ Maxim Integrated, DS34S132GNA2+ Datasheet - Page 142

• Manufacturer Part Number: DS34S132GNA2+
• Description: Communication ICs - Various 32Port TDM-Over-Pack Transport Device
• Manufacturer: Maxim Integrated

Specifications of DS34S132GNA2+

• Rohs: yes
• Part # Aliases: 90-34S13+2N2

10.3.15.2 Port n Transmit Status Registers (Pn.)
Table 10-31. Port n Transmit Status Registers (Pn.)
19-4750; Rev 1; 07/11
Pn. Field
Name
TDS
TOES
TIES
TSS
PTCR3.
PRPTTSL
Pn. Field
Name
PTSR1.
CTS0
CTS1
CTS2
CTS3
CTS4
CTS5
CTS6
CTS7
PTSR2.
CTS8
CTS9
CTS10
CTS11
CTS12
Addr (A:)
Bit [x:y]
A:2008h
Addr (A:)
Bit [x:y]
A:2020h
A:2024h
[31:28] ros-_-_
[27:24] ros-_-_
[23:20] ros-_-_
[19:16] ros-_-_
[15:12] ros-_-_
[31:28] ros-_-_
[27:24] ros-_-_
[23:20] ros-_-_
[19:16] ros-_-_
[15:12] ros-_-_
[31:0] rwc-_-_
[11:8] ros-_-_
[2:0] rwc-_-_
[7:4] ros-_-_
[3:0] ros-_-_
[5] rwc-_-_
[4] rwc-_-_
[3] rwc-_-_
Type
Type
Description
TSYNC Direction Select. (only valid when TIOE = 1).
Transmit Output Edge Select.
Transmit Input Edge Select. (only valid when TDS = 1)
TCLKO Source Select selects the timing source for TCLKO.
Port Transmit Configuration Register 3. Default: 0x00.00.00.00
PR to PT Time Slot Loop = “1” enables the TDM Port Timeslot Loopback from
RDAT, RSYNC, RSIG to TDAT, TSYNC, TSIG respectively (1 bit for each
timeslot; for T1, bits 31:24 are not used). The transmit timing is not automatically
changed when PRPTLL = 1. Pn.PTCR2.TSS must be programmed so the
incoming RDAT data stream timing is used to time TCLKO and RCLK. PRPTLL =
1 over-rides Pn.PTCR2.TDS forcing TSYNC to be an output. Any number of
timeslots can be in loopback while others Timeslot are not in loopback, but the
receive TDM Port timing and all RXP packet data streams must be frequency
synchronized to work error free. This loopback is only valid if Pn.PTCR1.SFS = 1
(CES).
Description
Port Transmit Status Register 1. Default: 0x00.00.00.00
CAS Time Slot 0 = value of CAS code transmitted at TDM Port for Timeslot 0.
CAS Time Slot 1 = value of CAS code transmitted at TDM Port for Timeslot 1.
CAS Time Slot 2 = value of CAS code transmitted at TDM Port for Timeslot 2.
CAS Time Slot 3 = value of CAS code transmitted at TDM Port for Timeslot 3.
CAS Time Slot 4 = value of CAS code transmitted at TDM Port for Timeslot 4.
CAS Time Slot 5 = value of CAS code transmitted at TDM Port for Timeslot 5.
CAS Time Slot 6 = value of CAS code transmitted at TDM Port for Timeslot 6.
CAS Time Slot 7 = value of CAS code transmitted at TDM Port for Timeslot 7.
Port Transmit Status Register 2. Default: 0x00.00.00.00
CAS Time Slot 8 = value of CAS code transmitted at TDM Port for Timeslot 8
CAS Time Slot 9 = value of CAS code transmitted at TDM Port for Timeslot 9
CAS Time Slot 10 = value of CAS code transmitted at TDM Port for Timeslot 10.
CAS Time Slot 11 = value of CAS code transmitted at TDM Port for Timeslot 11.
CAS Time Slot 12 = value of CAS code transmitted at TDM Port for Timeslot 12.
1 = TSYNC is an output
1 = TDM Port TDAT/TSIG/TSYNC outputs timed using TCLKO negative edge
1 = TDM Port TSYNC input timed using TCLKO negative edge
all other values are reserved
1 = loopback Timeslot data from RDAT/RSYNC/RSIG to TDAT/TSYNC/TSIG
0 = TSYNC is an input
0 = TDM Port TDAT/TSIG/TSYNC outputs timed using TCLKO positive edge
0 = TDM Port TSYNC input timed using TCLKO positive edge
0 = RCLKn pin input signal
1 = internal aclk_n signal (port “n” recovered clock)
2 = internal grclk signal (globally selected recovered clock)
4 = EXTCLK[0] pin input signal
5 = EXTCLK[1] pin input signal
0 = pass Timeslot data from RXP packets to TDAT/TSYNC/TSIG (normal)
DS34S132 DATA SHEET
142 of 194