DS34S132 Maxim Integrated Products, DS34S132 Datasheet

no-image

DS34S132

Manufacturer Part Number
DS34S132
Description
32-Port TDM-over-Packet IC
Manufacturer
Maxim Integrated Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS34S132GN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS34S132GN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS34S132GNA2+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS34S132N
Quantity:
18
www.DataSheet4U.com
The IETF PWE3 SAToP/CESoPSN/HDLC-compliant
DS34S132 provides the interworking functions that
are required for translating TDM data streams into
and out of TDM-over-Packet (TDMoP) data streams
for L2TPv3/IP, UDP/IP, MPLS (MFA-8), and Metro
Ethernet (MEF-8) networks while meeting the jitter
and wander timing performance that is required by
the public network (ITU G.823, G.824, and G.8261).
Up to 32 TDM ports can be translated into as many
as 256 individually configurable pseudowires (PWs)
for transmission over a 100/1000Mbps Ethernet port.
Each TDM port’s bit rate can vary from 64Kbps to
2.048Mbps to support T1/E1 or slower TDM rates.
PW interworking for TDM-based serial HDLC data is
also supported. A built-in time-slot assignment (TSA)
circuit provides the ability to combine any group of
time slots (TS) from a single TDM port into a single
PW. The high level of integration provides the perfect
solution for high-density applications to minimize
cost, board space, and time to market.
TDM Circuit Emulation Over PSN
HDLC-Encapsulated Data Over PSN
Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple
revisions of any device may be simultaneously available through various sales channels. For information about device
errata, go to: www.maxim-ic.com/errata. For pricing, delivery, and ordering information, please contact Maxim Direct at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
19-4750; Rev 0; 7/09
TDM Leased-Line Services Over PSN
TDM Over BPON/GPON/EPON
TDM Over Cable
TDM Over Wireless
Cellular Backhaul
Multiservice Over Unified PSN
General Description
Functional Diagram
Applications
32-Port TDM-over-Packet IC
DS34S132 GN
DS34S132 GN+
+Denotes a lead(Pb)-free/RoHS-compliant package.
32 Independent TDM Ports with Serial Data,
Clock, and Sync (Data = 64Kbps to 2.048Mbps)
One 100/1000Mbps (MII/GMII) Ethernet MAC
256 Total PWs, 32 PW per TDM Port, with Any
Combination of TDMoP and/or HDLC PWs
PSN Protocols: L2TPv3 or UDP Over IP (IPv4 or
IPv6), Metro Ethernet (MEF-8), or MPLS (MFA-8)
0, 1, or 2 VLAN Tags (IEEE 802.1Q)
Synchronous or Asynchronous TDM Port
Timing
For Structured T1/E1, Each TDM Port Includes
For Unstructured, each TDM Port Includes
32-Bit or 16-Bit CPU Processor Bus
CPU-Based OAM and Signaling
UDP-specific
Inband VCCV
MEF OAM
Broadcast DA
DDR SDRAM Interface
Low-Power 1.8V Core, 3.3V I/O, 2.5V SDRAM
PART
One Clock Recovery Engine per TDM Port with
One Assignable as a Global Reference
Supported Clock Recovery Techniques
Independent Receive and Transmit Interfaces
Two Clock Inputs for Direct Transmit Timing
DS0 TSA Block for any Time Slot to Any PW
32 HDLC/CES Engines (256 Total)
With or Without CAS Signaling
One HDLC/SAT Engine (32 Total)
Any data rate from 64Kbps to 2.048Mbps
Adaptive Clock Recovery
Differential Clock Recovery
Absolute and Differential Timestamps
PORTS TEMP RANGE PIN-PACKAGE
32
32
Ordering Information
-40C to +85C 676 BGA
-40C to +85C 676 BGA
“Special” Ethernet Type
ARP
NDP/IPv6
Maxim Integrated Products 1
DS34S132
Features

Related parts for DS34S132

DS34S132 Summary of contents

Page 1

... Rev 0; 7/09 www.DataSheet4U.com General Description The IETF PWE3 SAToP/CESoPSN/HDLC-compliant DS34S132 provides the interworking functions that are required for translating TDM data streams into and out of TDM-over-Packet (TDMoP) data streams for L2TPv3/IP, UDP/IP, MPLS (MFA-8), and Metro Ethernet (MEF-8) networks while meeting the jitter and wander timing performance that is required by the public network (ITU G ...

Page 2

... TDM timing and the nature of the data can be described as “packetized” as with Ethernet, Frame Relay and ATM services. For clarity the HDLC service is categorized as “HDLC over PW”. One example Legacy HDLC service is SS7 Signaling which is used to communicate voice signaling information from one TDM switch to another. 19-4750; Rev 0; 7/09 DS34S132 DATA SHEET 8 of 194 ...

Page 3

... MFA – MPLS/Frame Relay Alliance (Now called IP/MPLS Forum)  MII – Medium Independent Interface (IEEE 802.3) 19-4750; Rev 0; 7/09 DS34S132 DATA SHEET  MPLS – Multi-Protocol Label Switching  OAM – Operations, Administration & Maintenance  OCXO – Oven Controlled Crystal Oscillator  ...

Page 4

... Emulation of TDM Circuits over MPLS Using Raw Encapsulation – Implement. Agree. (11/2004) MFA 8.0.0 Note: Only those sections of these standards that are affected by the DS34S132 functions are considered applicable. For example, several of the standards specify T1/E1 Framer/LIU functions (e.g. pulse shape) that are not included in the DS34S132 but also specify jitter/wander functions that are applicable. ...

Page 5

... HDLC encoding and forward the data over an HDLC PW. The DS34S132 incorporates 256 HDLC Engines so that any PW can be assigned as a TDMoP HDLC PW. PW Termination points often must also terminate OAM and Signaling packet data streams. To support this need ...

Page 6

... Maxim Integrated Products Confidential and Proprietary www.DataSheet4U.com The DS34S132 uses an external DDR SDRAM device to buffer data. The large memory supplies sufficient buffer space to support a 256 ms PDV for each of the 256 PW/Bundles and to enable packet re-ordering for packets that are received out of order (the PSN may mis-order the packets). This large memory is also used to buffer the HDLC data streams and the CPU terminated OAM and Signaling packets ...

Page 7

... The Maxim TDMoP family of devices offers a range of density solutions so that lower density solutions like the DS34T101 can be used in Service Provider Edge applications, to support a small number of T1/E1 lines, and higher density solutions like the DS34S132 can be used in Central Office applications, to terminate several Service Provider Edge nodes. PWs can be carried over fiber, wireless, SONET/SDH, G/EPON, coax, etc. ...

Page 8

... Communications platforms with all/any of the above-mentioned capabilities can replace obsolete, low bandwidth TDM buses with low cost, high bandwidth Ethernet buses. The DS34S132 provides the interworking functions that are needed to packetize TDM services so that they can be multiplexed together with bursty services for transmission over a unified backplane bus ...

Page 9

... Maxim Integrated Products Confidential and Proprietary www.DataSheet4U.com 6 BLOCK DIAGRAM Figure 6-1. DS34S132 Functional Block Diagram LIUCLK TCLKO[31:0] EXTCLK[1:0] TDM TSYNC[31:0] Port TDM & TDAT[31:0] Port TSA & TSIG[31:0] 1 TSA 32 RCLK[31:0] TDM Port RSYNC[31:0] TDM & RDAT[31:0] Port TSA & RSIG[31:0] 1 TSA 32 JTAG 19-4750 ...

Page 10

... Per Timeslot CPU Controlled CAS (CPU inserts CAS; in TXP and/or RXP directions)  CAS Status and Change of Status for CPU Monitoring (in RXP and TXP directions)  Data Conditioning – can force any 8-bit pattern on any number of Timeslots (in RXP and TXP directions) 19-4750; Rev 0; 7/09 DS34S132 DATA SHEET 16 of 194 ...

Page 11

... Unstructured PW Payload (without framing; SAToP): E1, T1 and slower TDM bit rate (≤ 2.048 Mb/s)  Structured PW Payload (with framing; CESoPSN)  E1, T1-SF and T1-ESF formats 19-4750; Rev 0; 7/09   UDP / IPv4 MEF (MEF-8)   UDP / IPv6 MPLS (MFA-8) DS34S132 DATA SHEET 17 of 194 ...

Page 12

... MPC8xx or MPC83xx synchronous interface using MHz clock rate (the MPC8xx and MPC83xx are processor product families of Freescale Semiconductor, Inc.)  Selectable 16-bit or 32-bit data bus  DS34S132 device Control & Sense Registers  Mask-able Interrupt Hierarchy for Change of Status, Alarms and Events  Ethernet Port RMON Statistics Miscellaneous  ...

Page 13

... DDR SDRAM Interface that does not require any glue-logic  IEEE 1149.1 JTAG support  MBIST (memory built-in self test)  1.8V Core, 2.5V DDR SDRAM and 3.3V I/O that are 5V tolerant  mm, 676-pin BGA package (1mm pitch) 19-4750; Rev 0; 7/09 DS34S132 DATA SHEET 19 of 194 ...

Page 14

... Maxim Integrated Products Confidential and Proprietary www.DataSheet4U.com 8 PIN DESCRIPTIONS 8.1 Short Pin Descriptions Table 8-1. DS34S132 Short Pin Descriptions * Name Type TDM Port through 31 Ports TCLKOn Oz TSYNCn IO TDATn Oz TSIGn Oz RCLKn I RSYNCn IO RDATn I RSIGn I 100/1000 Mbps Ethernet MAC Interface (GMII/MII) TXCLK Ipu GTXCLK ...

Page 15

... CLAD 1.8 Volt Power (may be connected to AVDD) CVDD Ground (may be connected to AVSS) SDRAM Digital Core 2.5 Volt Power Supply Input SDRAM DQ 2.5 Volt Power Supply Input SDRAM Digital Ground for VDDP and VDDQ SDRAM SSTL_2 Reference Voltage (one-half VDDQ) DS34S132 DATA SHEET 21 of 194 ...

Page 16

... The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information and land patterns www.maxim-ic.com/packages. PACKAGE TYPE 676 TEPBGA (27mm x 27mm) Figure 15-1. 676-Ball TEPBGA 19-4750; Rev 0; 7/09 PACKAGE CODE — DS34S132 DATA SHEET DOCUMENT NO. 21-0311 192 of 194 ...

Page 17

... Theta-JA, Still Air Theta-JC, Still Air Psi Jt (Junction to Top of Case) Note 1: Theta-JA is based on the package mounted on a four-layer JEDEC board and measured in a JEDEC test chamber. 19-4750; Rev 0; 7/09 DS34S132 DATA SHEET Value -40C to +85C -40C to +125C 14.5C/W (Note 1) 3.9C/W 0.23 ...

Page 18

...  2009 Maxim Integrated Products DS34S132 DATA SHEET DESCRIPTION Maxim is a registered trademark of Maxim Integrated Products ...

Related keywords