ST92F120V1Q7 STMicroelectronics, ST92F120V1Q7 Datasheet - Page 201

• Manufacturer Part Number: ST92F120V1Q7
• Description: Microcontrollers (MCU) Flash 128K SPI/I2C
• Manufacturer: STMicroelectronics

Specifications of ST92F120V1Q7

• Data Bus Width: 8 bit, 16 bit
• Program Memory Type: Flash
• Program Memory Size: 128 KB
• Data Ram Size: 4 KB
• Interface Type: I2C, SPI
• Maximum Clock Frequency: 24 MHz
• Number Of Programmable I/os: 77
• Number Of Timers: 5
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Package / Case: PQFP-100
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8 bit, 16 Channel
• Lead Free Status / Rohs Status: No

MULTIPROTOCOL SERIAL COMMUNICATIONS INTERFACE (Cont’d)
CLOCK CONFIGURATION REGISTER (CCR)
R251 - Read/Write
Reset value: 0000 0000 (00h)
Bit 7 = XTCLK
This bit, together with the OCLK bit, selects the
source for the transmitter clock. The following ta-
ble shows the coding of XTCLK and OCLK.
Bit 6 = OCLK
This bit, together with the XTCLK bit, selects the
source for the transmitter clock. The following ta-
ble shows the coding of XTCLK and OCLK.
Bit 5 = XRX: External Receiver Clock Source .
0: External receiver clock source not used.
1: Select the external receiver clock source.
Note: The external receiver clock frequency must
be 16 times the data rate, or equal to the data rate,
depending on the status of the CD bit.
Bit 4 = XBRG: Baud Rate Generator Clock
Source .
0: Select INTCLK for the baud rate generator.
1: Select the external receiver clock for the baud
Bit 3 = CD: Clock Divisor .
The status of CD will determine the SCI configura-
tion (synchronous/asynchronous).
XTCLK
XTCLK
rate generator.
7
0
0
1
1
OCLK
OCLK
0
1
0
1
XRX XBRG CD AEN
Pin is used as a general I/O
Pin = TXCLK (used as an input)
Pin = CLKOUT (outputs the Baud
Rate Generator clock)
Pin = CLKOUT (outputs the Serial
expansion and synchronous
mode clock)
MULTIPROTOCOL SERIAL COMMUNICATIONS INTERFACE (SCI-M)
Pin Function
LBEN
STPEN
0
0: Select 16X clock mode for both receiver and
1: Select 1X clock mode for both receiver and
Note: In 1X clock mode, the transmitter will trans-
mit data at one data bit per clock period. In 16X
mode each data bit period will be 16 clock periods
long.
Bit 2 = AEN: Auto Echo Enable .
0: No auto echo mode.
1: Put the SCI in auto echo mode.
Note: Auto Echo mode has the following effect:
the SCI transmitter is disconnected from the data-
out pin SOUT, which is driven directly by the re-
ceiver data-in pin, SIN. The receiver remains con-
nected to SIN and is operational, unless loopback
mode is also selected.
Bit 1 = LBEN: Loopback Enable .
0: No loopback mode.
1: Put the SCI in loopback mode.
Note: In this mode, the transmitter output is set to
a high level, the receiver input is disconnected,
and the output of the Transmitter Shift Register is
looped back into the Receiver Shift Register input.
All interrupt sources (transmitter and receiver) are
operational.
Bit 0 = STPEN: Stick Parity Enable .
0: The transmitter and the receiver will follow the
1: The transmitter and the receiver will use the op-
transmitter.
transmitter.
parity of even parity bit EP in the CHCR register.
posite parity type selected by the even parity bit
EP in the CHCR register.
1 (even)
1 (even)
0 (odd)
0 (odd)
EP
SPEN
0
0
1
1
Parity (Transmitter &
Receiver)
Even
Even
Odd
Odd
201/324
9