DK-DEV-1AGX60N Altera, DK-DEV-1AGX60N Datasheet - Page 221
DK-DEV-1AGX60N
Manufacturer Part Number
DK-DEV-1AGX60N
Description
KIT DEV ARRIA GX 1AGX60N
Manufacturer
Altera
Series
Arria GXr
Type
FPGAr
Datasheet
1.EP1AGX20CF484C6N.pdf
(234 pages)
Specifications of DK-DEV-1AGX60N
Contents
Dev. Board, Quartus® II Web Edition, Reference Designs, Labs, and Complete Documentation
For Use With/related Products
1AGX60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2372
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 221 of 234
- Download datasheet (4Mb)
Chapter 4: DC and Switching Characteristics
Duty Cycle Distortion
Table 4–110. Maximum DCD for DDIO Output on Row I/O Pins Without PLL in the Clock Path
Table 4–111. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path
Table 4–112. Maximum DCD for DDIO Output on Row I/O Pins With PLL in the Clock Path
© December 2009 Altera Corporation
LVDS
Note to
(1)
3.3-V LVTTL
3.3-V LVCMOS
2.5 V
1.8 V
1.5-V LVCMOS
SSTL-2 Class I
SSTL-2 Class II
SSTL-18 Class I
SSTL-18 Class II
1.8-V HSTL Class I
1.8-V HSTL Class II
1.5-V HSTL Class I
1.5-V HSTL Class II
LVPECL
Note to
(1)
3.3-V LVTTL
3.3-V LVCMOS
2.5V
1.8V
1.5-V LVCMOS
SSTL-2 Class I
SSTL-2 Class II
Maximum DCD (ps) for Row DDIO Output I/O Standard
DDIO Column Output I/O
Maximum DCD (ps) for
Maximum DCD (ps) for
Row DDIO Output I/O
Table 4–110
Table 4–111
Table
Table
Standard
Standard
4–110:
4–111:
assumes the input clock has zero DCD.
assumes the input clock has zero DCD.
3.3/2.5V
180
3.3/2.5V
440
390
375
325
430
355
350
335
320
330
330
330
330
180
TTL/CMOS
TTL/CMOS
Input I/O Standard (No PLL in the Clock Path)
Input IO Standard (No PLL in the Clock Path)
1.8/1.5V
180
1.8/1.5V
495
450
430
385
490
410
405
390
375
385
385
390
360
180
Arria GX Devices (PLL Output
SSTL-2
2.5V
180
–6 Speed Grade
Feeding DDIO)
105
100
100
75
90
75
70
SSTL-2
2.5V
170
120
105
160
180
SSTL/HSTL
90
85
80
65
70
60
60
60
90
1.8/1.5V
180
Arria GX Device Handbook, Volume 1
Note (1)
SSTL/HSTL
1.8/1.5V
LVDS
3.3V
180
160
110
100
155
100
180
95
75
70
65
80
70
70
70
Units
ps
ps
ps
ps
ps
ps
ps
(Note 1)
Units
ps
Units
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
4–99
Related parts for DK-DEV-1AGX60N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: