DK-DEV-1AGX60N Altera, DK-DEV-1AGX60N Datasheet - Page 146
DK-DEV-1AGX60N
Manufacturer Part Number
DK-DEV-1AGX60N
Description
KIT DEV ARRIA GX 1AGX60N
Manufacturer
Altera
Series
Arria GXr
Type
FPGAr
Datasheet
1.EP1AGX20CF484C6N.pdf
(234 pages)
Specifications of DK-DEV-1AGX60N
Contents
Dev. Board, Quartus® II Web Edition, Reference Designs, Labs, and Complete Documentation
For Use With/related Products
1AGX60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2372
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 146 of 234
- Download datasheet (4Mb)
4–24
Bus Hold Specifications
Table 4–39. Bus Hold Parameters
On-Chip Termination Specifications
Table 4–40. Series On-Chip Termination Specification for Top and Bottom I/O Banks
Arria GX Device Handbook, Volume 1
Low
sustaining
current
High
sustaining
current
Low overdrive
current
High
overdrive
current
Bus-hold trip
point
25- R
50- R
25- R
50- R
50- R
50- R
Parameter
Symbol
S
S
S
S
S
S
3.3/2.5
3.3/2.5
1.8
1.8
1.5
1.2
(maximum)
(minimum)
Conditions
<V
V
V
V
Internal series termination without
calibration (25- setting
Internal series termination without
calibration (50- setting
Internal series termination without
calibration (25- setting
Internal series termination without
calibration (50- setting
Internal series termination without
calibration (50- setting
Internal series termination without
calibration (50- setting
IN
IN
IN
0 V <
IN
0 V
< V
—
< V
< V
Table 4–39
Table 4–40
tolerance when using series or differential on-chip termination.
> V
CCIO
CCIO
IL
IH
Description
–22.5
22.5
0.45
Min
—
—
shows the Arria GX device family bus hold specifications.
and
1.2 V
Table 4–41
–120
Max
0.95
120
—
—
Min
–25
0.5
25
—
—
1.5 V
define the specification for internal termination resistance
–160
Max
160
V
V
1.0
—
—
CCIO
CCIO
V
V
V
V
Conditions
CCIO
CCIO
CCIO
CCIO
= 3.3/2.5V
= 3.3/2.5V
= 1.8V
= 1.8V
= 1.5V
= 1.2V
0.68
Min
–30
V
30
—
—
C CIO
1.8 V
Level
–200
1.07
Max
200
—
—
Commercial
Max
±30
±30
±30
±30
±36
±50
Min
–50
0.7
Chapter 4: DC and Switching Characteristics
50
—
—
Resistance Tolerance
2.5 V
© December 2009 Altera Corporation
–300
Max
300
1.7
—
—
Industrial
± 30
Max
±30
±30
±30
±36
±50
Min
–70
0.8
70
—
—
3.3 V
Operating Conditions
–500
Max
500
Units
2.0
—
—
%
%
%
%
%
%
Units
A
A
A
A
V
Related parts for DK-DEV-1AGX60N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: