DK-DEV-1AGX60N Altera, DK-DEV-1AGX60N Datasheet - Page 190
DK-DEV-1AGX60N
Manufacturer Part Number
DK-DEV-1AGX60N
Description
KIT DEV ARRIA GX 1AGX60N
Manufacturer
Altera
Series
Arria GXr
Type
FPGAr
Datasheet
1.EP1AGX20CF484C6N.pdf
(234 pages)
Specifications of DK-DEV-1AGX60N
Contents
Dev. Board, Quartus® II Web Edition, Reference Designs, Labs, and Complete Documentation
For Use With/related Products
1AGX60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2372
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 190 of 234
- Download datasheet (4Mb)
4–68
Table 4–69. EP1AGX60 Column Pins Output Timing Parameters (Part 4 of 4)
Arria GX Device Handbook, Volume 1
3.3-V PCI
3.3-V PCI-X
LVDS
I/O Standard
Strength
Drive
—
—
—
Table 4–70
should be added to the GCLK values. These adder values are used to determine I/O
timing when the I/O pin is driven using the regional clock. This applies for all I/O
standards supported by Arria GX with general purpose I/O pins.
Table 4–70
devices.
Table 4–70. EP1AGX60 Row Pin Delay Adders for Regional Clock
Table 4–71
devices.
Table 4–71. EP1AGX60 Column Pin Delay Adders for Regional Clock
EP1AGX90 I/O Timing Parameters
Table 4–72
EP1AGX90 devices for I/O standards which support general purpose I/O pins.
RCLK input adder
RCLK PLL input adder
RCLK output adder
RCLK PLL output adder
RCLK input adder
RCLK PLL input adder
RCLK output adder
RCLK PLL output adder
GCLK PLL
GCLK PLL
GCLK PLL
Parameter
Parameter
GCLK
GCLK
GCLK
Clock
through
describes row pin delay adders when using the regional clock in Arria GX
lists column pin delay adders when using the regional clock in Arria GX
through
Table 4–71
Table 4–75
Parameter
t
t
t
t
t
t
CO
CO
CO
CO
CO
CO
Industrial
Industrial
list EP1AGX60 regional clock (RCLK) adder values that
–0.003
–0.138
list the maximum I/O timing parameters for
–1.066
–0.153
0.138
0.003
0.153
1.721
Industrial
2.882
1.312
2.882
1.312
3.746
2.185
Fast Corner
Fast Corner
Fast Corner
Commercial
Commercial
Commercial
–0.003
–0.138
–1.066
–0.153
0.138
0.003
0.153
1.721
2.882
1.312
2.882
1.312
3.746
2.185
Chapter 4: DC and Switching Characteristics
© December 2009 Altera Corporation
–6 Speed Grade
–6 Speed Grade
–6 Speed
Grade
6.213
2.778
6.213
2.778
7.396
3.973
–0.006
–0.311
–2.338
–0.343
Typical Design Performance
0.311
0.006
0.344
4.486
Units
ns
ns
ns
ns
ns
ns
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
Related parts for DK-DEV-1AGX60N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: