DK-DEV-1AGX60N Altera, DK-DEV-1AGX60N Datasheet - Page 148
DK-DEV-1AGX60N
Manufacturer Part Number
DK-DEV-1AGX60N
Description
KIT DEV ARRIA GX 1AGX60N
Manufacturer
Altera
Series
Arria GXr
Type
FPGAr
Datasheet
1.EP1AGX20CF484C6N.pdf
(234 pages)
Specifications of DK-DEV-1AGX60N
Contents
Dev. Board, Quartus® II Web Edition, Reference Designs, Labs, and Complete Documentation
For Use With/related Products
1AGX60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2372
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 148 of 234
- Download datasheet (4Mb)
4–26
I/O Timing Model
Preliminary, Correlated, and Final Timing
Arria GX Device Handbook, Volume 1
f
1
For more information about PowerPlay tools, refer to the
Estimator and PowerPlay Power Analyzer
in volume 3 of the Quartus II Handbook.
The DirectDrive technology and MultiTrack interconnect ensures predictable
performance, accurate simulation, and accurate timing analysis across all Arria GX
device densities and speed grades. This section describes and specifies the
performance of I/Os.
All specifications are representative of worst-case supply voltage and junction
temperature conditions.
The timing numbers listed in the tables of this section are extracted from the
Quartus II software version 7.1.
Timing models can have either preliminary, correlated, or final status. The Quartus II
software issues an informational message during design compilation if the timing
models are preliminary.
models.
■
■
■
Table 4–43. Arria GX Device Timing Model Status
For typical I
EP1AGX20
EP1AGX35
EP1AGX50
EP1AGX60
EP1AGX90
Preliminary status means the timing model is subject to change. Initially, timing
numbers are created using simulation results, process data, and other known
parameters. These tests are used to make the preliminary numbers as close to the
actual timing parameters as possible.
Correlated numbers are based on actual device operation and testing. These
numbers reflect the actual performance of the device under worst-case voltage and
junction temperature conditions.
Final timing numbers are based on complete correlation to actual devices and
addressing any minor deviations from the correlated timing model. When the
timing models are final, all or most of the Arria GX family devices have been
completely characterized and no further changes to the timing model are
expected.
Device
CC
standby specifications, refer to
Preliminary
Table 4–43
—
—
—
—
—
lists the status of the Arria GX device timing
Correlated
page and the
—
—
—
—
—
Table 4–14 on page 4–14
Chapter 4: DC and Switching Characteristics
PowerPlay Power Analysis
PowerPlay Early Power
© December 2009 Altera Corporation
Final
v
v
v
v
v
.
I/O Timing Model
chapter
Related parts for DK-DEV-1AGX60N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: