DK-DEV-1AGX60N Altera, DK-DEV-1AGX60N Datasheet - Page 135
DK-DEV-1AGX60N
Manufacturer Part Number
DK-DEV-1AGX60N
Description
KIT DEV ARRIA GX 1AGX60N
Manufacturer
Altera
Series
Arria GXr
Type
FPGAr
Datasheet
1.EP1AGX20CF484C6N.pdf
(234 pages)
Specifications of DK-DEV-1AGX60N
Contents
Dev. Board, Quartus® II Web Edition, Reference Designs, Labs, and Complete Documentation
For Use With/related Products
1AGX60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2372
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 135 of 234
- Download datasheet (4Mb)
Chapter 4: DC and Switching Characteristics
Operating Conditions
Table 4–9. PCS Latency (Part 2 of 2) (Part 2 of 2)
© December 2009 Altera Corporation
BASIC
Single
Width
Notes to
(1) The latency numbers are with respect to the PLD-transceiver interface clock cycles.
(2) The total latency number is rounded off in the Sum column.
(3) The rate matcher latency shown is the steady state latency. Actual latency may vary depending on the skip ordered set gap allowed by the
protocol, actual PPM difference between the reference clocks, and so forth.
Table
4–9:
8/10-bit channel width;
with Rate Matcher
8/10-bit channel width;
without Rate Matcher
16/20-bit channel width;
with Rate Matcher
16/20-bit channel width;
without Rate Matcher
Table 4–10
3.125 Gbps. The specification is for measurement at the package ball.
Table 4–10. Typical V
Table 4–11. Typical V
Table 4–12. Typical Pre-Emphasis (First Post-Tap),
V
400
600
800
OD
V
V
V
V
OD
V
cc
Typical (mV)
cc
OD
cc
Setting (mV)
HTX = 1.5 V
HTX = 1.2 V
Typical (mV)
HTX = 1.5 V
through
2–2.5
2–2.5
4–5
4–5
OD
OD
Table 4–13
Setting, TX Term = 100
Setting, TX Term = 100
24%
—
—
—
—
—
—
320
344
1
400
430
5.5–6.5
show the typical V
11–13
—
—
First Post Tap Pre-Emphasis Level
62%
31%
20%
480
500
2
600
625
0.5
0.5
Receiver PCS Latency
1
1
TX Term = 100
(Note 1)
V
V
OD
—
—
—
—
OD
Setting (mV)
112%
Setting (mV)
OD
56%
35%
640
664
3
800
830
for data rates from 600 Mbps to
1
1
1
1
Arria GX Device Handbook, Volume 1
1
1
1
1
184%
86%
53%
1000
1020
4
800
816
1–2
1–2
1–2
1–2
—
—
—
1
122%
73%
—
1200
1200
5
960
960
19–23
11–14
8–10
6–7
4–13
Related parts for DK-DEV-1AGX60N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: