DK-DEV-1AGX60N Altera, DK-DEV-1AGX60N Datasheet - Page 28
DK-DEV-1AGX60N
Manufacturer Part Number
DK-DEV-1AGX60N
Description
KIT DEV ARRIA GX 1AGX60N
Manufacturer
Altera
Series
Arria GXr
Type
FPGAr
Datasheet
1.EP1AGX20CF484C6N.pdf
(234 pages)
Specifications of DK-DEV-1AGX60N
Contents
Dev. Board, Quartus® II Web Edition, Reference Designs, Labs, and Complete Documentation
For Use With/related Products
1AGX60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2372
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 28 of 234
- Download datasheet (4Mb)
2–22
Reverse Serial Pre-CDR Loopback
Figure 2–20. Arria GX Block in Reverse Serial Pre-CDR Loopback Mode
Figure 2–21. PCI Express (PIPE) Reverse Parallel Loopback
Arria GX Device Handbook, Volume 1
FPGA
Logic
Array
Interface
PIPE
Transmitter Digital Logic
Receiver Digital Logic
Incremental
Incremental
Generator
RX Phase
Compen-
Verify
BIST
BIST
sation
FIFO
Compensation
TX Phase
FIFO
Reverse serial pre-CDR loopback mode uses the analog portion of the transceiver. An
external source (pattern generator or transceiver) generates the source data. The
high-speed serial source data arrives at the high-speed differential receiver input
buffer, loops back before the CRU unit, and is transmitted though the high-speed
differential transmitter output buffer. It is for test or verification use only to verify the
signal being received after the gain and equalization improvements of the input
buffer. The signal at the output is not exactly what is received because the signal goes
through the output buffer and the V
Pre-emphasis settings have no effect.
Figure 2–20
PCI Express (PIPE) Reverse Parallel Loopback
Figure 2–21
reverse parallel loopback configuration is compliant with the PCI Express (PIPE)
specification and is available only on PCI Express (PIPE) mode.
RX Phase
Compe-
nsation
FIFO
Serializer
TX Phase
Compe-
nsation
Byte
FIFO
shows the data path for PCI Express (PIPE) reverse parallel loopback. The
Serializer
shows the Arria GX block in reverse serial pre-CDR loopback mode.
Serializer
20
serializer
Byte
Byte
De-
Byte
De-
Encoder
8B/10B
Encoder
Decoder
8B/10B
8B/10B
Decoder
8B/10B
Generator
PRBS
BIST
Parallel Loopback
O D
PIPE Reverse
Match
FIFO
Rate
is changed to the V
Match
Rate
FIFO
Transmitter PCS
Receiver PCS
Deskew
FIFO
Aligner
Word
PRBS
Verify
BIST
Aligner
Word
© December 2009 Altera Corporation
OD
Receiver PMA
Serializer
setting level.
Chapter 2: Arria GX Architecture
De-
Transmitter PMA
Analog Receiver and
Transmitter Logic
Serializer
serializer
Serializer
De-
Recovery
Clock
Unit
Reverse
Serial
Pre-CDR
Loopback
Recovery
Clock
Unit
Transceivers
Related parts for DK-DEV-1AGX60N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: