HD6413008F RENESAS [Renesas Technology Corp], HD6413008F Datasheet - Page 613

no-image

HD6413008F

Manufacturer Part Number
HD6413008F
Description
Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6413008F25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6413008F25
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6413008F25V
Manufacturer:
MITSUMI
Quantity:
2 949
Part Number:
HD6413008F25V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6413008F25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6413008FBL25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6413008FBL25
Manufacturer:
HIT
Quantity:
9 676
8TCSR0—Timer Control/Status Register 0
Note: 1. Only 0 can be written to bits 7 to 5 to clear these flags.
Initial value
Read/Write
Bit
Compare match/input capture flag B
0
1
R/(W)
CMFB
[Clearing condition]
Read CMFB when CMFB = 1, then write 0 in CMFB.
[Setting conditions]
• 8TCNT = TCORB
• The 8TCNT value is transferred to TCORB by an input capture signal when
7
0
TCORB functions as an input capture register.
*
Compare match flag A
1
0
1
R/(W)
CMFA
[Clearing condition]
Read CMFA when CMFA = 1, then write 0 in CMFA.
[Setting condition]
8TCNT = TCORA
6
0
*
Timer overflow flag
1
0
1
R/(W)
OVF
[Clearing condition]
Read OVF when OVF = 1, then write 0 in OVF.
[Setting condition]
8TCNT overflows from H'FF to H'00.
5
0
Note: 2. TRGE is bit 7 of the A/D control register (ADCR).
*
TRGE *
1
A/D trigger enable
0
1
ADTE
R/W
2
4
0
ADTE
Bit 4
0
1
0
1
Output/input capture edge select B3 and B2
8TCSR1
ICE in
A/D converter start requests by compare match
A or an external trigger are disabled
A/D converter start requests by compare match
A or an external trigger are disabled
A/D converter start requests by an external trigger are enabled, and
A/D converter start requests by compare match A are disabled
A/D converter start requests by compare match A are enabled, and
A/D converter start requests by an external trigger are disabled
OIS3
0
1
R/W
3
0
Bit 3
OIS3
0
1
0
1
Bit 1
Output select A1 and A0
OS1
OIS2
0
1
R/W
2
0
Bit 2
OIS2
Rev.4.00 Aug. 20, 2007 Page 569 of 638
Bit 0
OS0
0
1
0
1
0
1
0
1
Description
0
1
0
1
H'FFF82
No change at compare match B
0 output at compare match B
1 output at compare match B
Output toggles at compare match
B
TCORB input capture on rising
edge
TCORB input capture on falling
edge
TCORB input capture on both
rising and falling edges
No change at compare match A
0 output at compare match A
1 output at compare match A
Output toggles at compare
match A
OS1
R/W
1
0
Appendix B Internal I/O Registers
Description
Description
OS0
R/W
0
0
8-bit timer channel 0
REJ09B0395-0400

Related parts for HD6413008F