HD6413008F RENESAS [Renesas Technology Corp], HD6413008F Datasheet - Page 163

no-image

HD6413008F

Manufacturer Part Number
HD6413008F
Description
Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6413008F25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6413008F25
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6413008F25V
Manufacturer:
MITSUMI
Quantity:
2 949
Part Number:
HD6413008F25V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6413008F25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6413008FBL25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6413008FBL25
Manufacturer:
HIT
Quantity:
9 676
Table 6.3
ABWCR ASTCR WCRH/WCRL
ABWn
0
1
Note: n = 0 to 7
6.3.3
As its memory interface, the H8/3008 has only a basic bus interface that allows direct connection
of ROM, SRAM, and so on. It is not possible to select a DRAM interface that allows direct
connection of DRAM, or a burst ROM interface that allows direct connection of burst ROM.
6.3.4
For each of areas 0 to 7, the H8/3008 can output a chip select signal (CS
when the corresponding area is selected in expanded mode. Figure 6.4 shows the output timing of
a CSn signal.
Output of CS
(DDR) of the corresponding port.
In the expanded modes with on-chip ROM disabled, a reset leaves pin CS
pins CS
bits must be set to 1. In the expanded modes with on-chip ROM enabled, a reset leaves pins CS
CS
be set to 1. For details, see section 7, I/O Ports.
3
in the input state. To output chip select signals CS
1
to CS
ASTn
0
1
0
1
Memory Interfaces
Chip Select Signals
Bus Specifications for Each Area (Basic Bus Interface)
0
3
to CS
in the input state. To output chip select signals CS
Wn1
0
1
0
1
3
: Output of CS
Wn0
0
1
0
1
0
1
0
1
0
to CS
Bus Specifications (Basic Bus Interface)
Bus Width
16
8
3
is enabled or disabled in the data direction register
Access States
2
3
2
3
0
to CS
Rev.4.00 Aug. 20, 2007 Page 119 of 638
3
, the corresponding DDR bits must
1
to CS
0
3
to CS
, the corresponding DDR
0
in the output state and
Program Wait States
0
0
1
2
3
0
0
1
2
3
7
) that goes low
REJ09B0395-0400
6. Bus Controller
0
to

Related parts for HD6413008F