HD6413008F RENESAS [Renesas Technology Corp], HD6413008F Datasheet - Page 302

no-image

HD6413008F

Manufacturer Part Number
HD6413008F
Description
Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6413008F25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6413008F25
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6413008F25V
Manufacturer:
MITSUMI
Quantity:
2 949
Part Number:
HD6413008F25V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6413008F25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6413008FBL25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6413008FBL25
Manufacturer:
HIT
Quantity:
9 676
9. 8-Bit Timers
Bits 3 and 2—Output/Input Capture Edge Select B3 and B2 (OIS3, OIS2): In combination
with the ICE bit in 8TCSR1 (8TCSR3), these bits select the compare match B output level or the
input capture input detected edge.
The function of TCORB1 (TCORB3) depends on the setting of bit 4 of 8TCSR1 (8TCSR3).
ICE Bit in
8TCSR1
(8TCSR3)
0
1
• When the compare match register function is used, the timer output priority order is: toggle
• If compare match A and B occur simultaneously, the output changes in accordance with the
• When bits OIS3, OIS2, OS1, and OS0 are all cleared to 0, timer output is disabled.
Bits 1 and 0—Output Select A1 and A0 (OS1, OS0): These bits select the compare match A
output level.
Bit 1
OS1
0
1
• When the compare match register function is used, the timer output priority order is: toggle
• If compare match A and B occur simultaneously, the output changes in accordance with the
• When bits OIS3, OIS2, OS1, and OS0 are all cleared to 0, timer output is disabled.
Rev.4.00 Aug. 20, 2007 Page 258 of 638
REJ09B0395-0400
output > 1 output > 0 output.
higher-priority compare match.
output > 1 output > 0 output.
higher-priority compare match.
Bit 0
OS0
0
1
0
1
Bit 3
OIS3
0
1
0
1
Bit 2
OIS2 Description
0
1
0
1
0
1
0
1
Description
No change when compare match A occurs
0 is output when compare match A occurs
1 is output when compare match A occurs
Output is inverted when compare match A occurs (toggle output)
No change when compare match B occurs
0 is output when compare match B occurs
1 is output when compare match B occurs
Output is inverted when compare match B occurs (toggle output)
TCORB input capture on rising edge
TCORB input capture on falling edge
TCORB input capture on both rising and falling edges
(Initial value)
(Initial value)

Related parts for HD6413008F