HD6413008F RENESAS [Renesas Technology Corp], HD6413008F Datasheet - Page 164

• Manufacturer Part Number: HD6413008F
• Description: Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
• Manufacturer: RENESAS [Renesas Technology Corp]

6. Bus Controller
Output of CS
register (CSCR). A reset leaves pins CS
to CS
When the on-chip ROM, on-chip RAM, and internal I/O registers are accessed, CS
high. The CS
signals for SRAM and other devices.
6.3.5
The H8/3008 provides a choice of two address update methods: either the same method as in the
previous H8/300H Series (address update mode 1), or a method in which address updating is
restricted to external space accesses (address update mode 2).
Figure 6.5 shows examples of address output in these two update modes.
Address bus
(Address update
mode 1)
Address bus
(Address update
mode 2)
RD
Rev.4.00 Aug. 20, 2007 Page 120 of 638
REJ09B0395-0400
7
, the corresponding CSCR bits must be set to 1. For details, see section 7, I/O Ports.
Address Output Method
n
Figure 6.5 Sample Address Output in Each Address Update Mode
4
signals are decoded from the address signals. They can be used as chip select
to CS
Address bus
memory cycle
7
: Output of CS
CS
On-chip
Figure 6.4 CSn Signal Output Timing (n = 0 to 7)
φ
n
(Basic Bus Interface, 3-State Space)
4
read cycle
to CS
External
4
to CS
7
is enabled or disabled in the chip select control
External address in area n
7
in the input state. To output chip select signals CS
memory cycle
On-chip
read cycle
External
0
to CS
memory cycle
On-chip
7
remain
4