r4f2456 Renesas Electronics Corporation., r4f2456 Datasheet - Page 1009

no-image

r4f2456

Manufacturer Part Number
r4f2456
Description
16-bit Single-chip Microcomputer H8s Family / H8s/2400 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r4f24565NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24565NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24568NVFQV
Manufacturer:
REA
Quantity:
15
Part Number:
r4f24568NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24568NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24568NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24568NVZFQV
Manufacturer:
REA
Quantity:
5
Part Number:
r4f24568NVZFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24569DVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24569DVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24569VFQV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
16.10
16.10.1 Receiving Setup Data
Note the following for EPDR0s that receives 8-byte setup data:
1. As a latest setup command must be received in high priority, the write from the USB bus takes
2. EPDR0s must always be read in 8-byte units. If the read is terminated at a midpoint, the data
16.10.2 Clearing the FIFO
If a USB cable is disconnected during data transfer, the data being received or transmitted may
remain in the FIFO. When disconnecting a USB cable, clear the FIFO.
While a FIFO is transferring data, it must not be cleared.
16.10.3 Overreading and Overwriting the Data Registers
Note the following when reading or writing to a data register of this module.
(1)
The receive data registers must not be read exceeding the valid amount of receive data, that is, the
number of bytes indicated by the receive data size register. Even for EPDR1, which has double
FIFO buffers, the maximum data to be read at one time is 64 bytes. After the data is read from the
current valid FIFO buffer, be sure to write 1 to EPx RDFN in TRGx, which switches the valid
buffer, updates the receive data size to the new number of bytes, and enables the next data to be
received.
(2)
The transmit data registers must not be written to exceeding the maximum packet size. Even for
EPDR2, which has double FIFO buffers, write data within the maximum packet size at one time.
After the data is written, write 1 to EPx PKTE in TRGx to switch the valid buffer and enable the
next data to be written. Data must not be continuously written to the two FIFO buffers.
priority over the read from the CPU. If the next setup command reception is started while the
CPU is reading data after the data is received, the read from the CPU is forcibly terminated.
Therefore, the data read after reception is started becomes invalid.
received at the next setup cannot be read correctly.
Receive data registers
Transmit data registers
Usage Notes
Rev. 1.00 Sep. 19, 2008 Page 979 of 1342
Section 16 USB Function Module (USB)
REJ09B0467-0100

Related parts for r4f2456