DS3141+ Maxim Integrated Products, DS3141+ Datasheet - Page 5

• Manufacturer Part Number: DS3141+
• Description: IC FRAMER DS3/E3 SNGL 144CSBGA
• Manufacturer: Maxim Integrated Products

Specifications of DS3141+

• Controller Type: DS3/E3 Framer
• Interface: LIU
• Voltage - Supply: 3.135 V ~ 3.465 V
• Current - Supply: 80mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 144-CSBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

DS3141/DS3142/DS3143/DS3144 Single/Dual/Triple/Quad DS3/E3 Framers
LIST OF TABLES
Table 4-A. Applicable Telecommunications Standards ............................................................................ 8
Table 6-A. Register Map........................................................................................................................ 15
Table 6-B. Status Register Set Example................................................................................................ 17
Table 7-A. BERT/Loopback Interaction—Payload Bits .......................................................................... 20
Table 7-B. BERT/Loopback Interaction—Overhead Bits........................................................................ 21
Table 7-C. Common Line Interface Register Map.................................................................................. 22
Table 7-D. DS3/E3 Framer Register Map .............................................................................................. 32
Table 7-E. DS3 Alarm Criteria ............................................................................................................... 40
Table 7-F. E3 Alarm Criteria .................................................................................................................. 40
Table 7-G. BERT Register Map ............................................................................................................. 45
Table 7-H. HDLC Register Map ............................................................................................................. 54
Table 7-I. FEAC Register Map............................................................................................................... 63
Table 9-A. JTAG Instruction Codes ....................................................................................................... 71
Table 9-B. JTAG ID Code...................................................................................................................... 72
Table 10-A. Recommended DC Operating Conditions........................................................................... 73
Table 10-B. DC Electrical Characteristics .............................................................................................. 73
Table 11-A. Data Path Timing ............................................................................................................... 74
Table 11-B. Line Loopback Timing ........................................................................................................ 74
Table 11-C. Microprocessor Interface Timing ........................................................................................ 76
Table 11-D. JTAG Interface Timing ....................................................................................................... 81
Table 12-A. Pin Assignments (Sorted by Signal Name)......................................................................... 82
Table 14-A. Thermal Properties, Natural Convection............................................................................. 88
Table 14-B. Theta-JA (q
) vs. Airflow.................................................................................................... 88
JA
5 of 88