MCF5272CVF66 Freescale Semiconductor, MCF5272CVF66 Datasheet - Page 248

IC MPU 32BIT 66MHZ 196-MAPBGA

MCF5272CVF66

Manufacturer Part Number
MCF5272CVF66
Description
IC MPU 32BIT 66MHZ 196-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF527xr
Datasheets

Specifications of MCF5272CVF66

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
66MHz
Connectivity
EBI/EMI, Ethernet, I²C, SPI, UART/USART, USB
Peripherals
DMA, WDT
Number Of I /o
32
Program Memory Size
16KB (4K x 32)
Program Memory Type
ROM
Ram Size
1K x 32
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
196-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
3.3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
196
Package Type
MA-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5272CVF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5272CVF66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5272CVF66 K75N
Manufacturer:
ST
Quantity:
18
Part Number:
MCF5272CVF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Ethernet Module
11.5.19 Pointer-to-Receive Descriptor Ring (ERDSR)
This register,
external memory. This pointer must be long-word aligned. However, it is recommended it be aligned on a
16-byte boundary (address evenly divisible by 16) in order to improve bus utilization. Bits 1 and 0 should
be written to 0 by the user. Non-zero values in these two bit positions are ignored by the hardware.
This register is not reset and must be initialized by the user prior to operation.
11-30
31–2
Bits
1–0
Reset
Reset
Field
Field
Addr
R/W
R/W
31
15
R_DES_START
Figure
Name
11-24, provides a pointer to the start of the circular receive buffer descriptor queue in
MCF5272 ColdFire
Figure 11-24. Pointer-to-Receive Descriptor Ring (ERDSR)
Reserved, should be cleared.
Pointer to start of receive buffer descriptor queue.
Table 11-27. ERDSR Field Descriptions
®
Integrated Microprocessor User’s Manual, Rev. 3
R_DES_START
R_DES_START
MBAR + 0xC10
Read/Write
Read/Write
Undefined
Undefined
Description
Freescale Semiconductor
2
0
1
16
0
0

Related parts for MCF5272CVF66