HI-6120 HOLTIC [Holt Integrated Circuits], HI-6120 Datasheet - Page 40

no-image

HI-6120

Manufacturer Part Number
HI-6120
Description
MIL-STD-1553 Remote Terminal ICs
Manufacturer
HOLTIC [Holt Integrated Circuits]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HI-6120PQIF
Manufacturer:
MURATA
Quantity:
1 000
command received was MC20, the Transmit Shutdown B bit in the built-in test (BIT) word is asserted. If mode com-
mand MC21 was received, the Transmit Shutdown B bit in the BIT Word is negated. Refer to Configuration Register
2 description of MCOPT4 bit for additional details.
5.17. Built-in Test Word Register (0x0014)
Bits 4-11 in this 16-bit register are read-write, the remaining bits are read-only. The ten assigned bits are written by
the device when predetermined events occur. The host may overwrite the device-written bits 5 and 4. After MR pin
master reset, bits 13-12, 5-4 and 0 are reset. Bits 15-14 will be set if the corresponding TXINHA or TXINHB input pins
are high. Bits 3-1 will be set if RT address parity error, or post-MR memory test or auto-initialization failure occurred.
If the ALTBITW option bit in Configuration Register 2 is zero when a valid “transmit BIT word” mode command (MC19)
is received, the current value in this register is transmitted as the mode data word in the terminal response. The value
is also copied to the assigned data buffer for MC19, after mode command fulfillment.
NOTE: ‘Reset’ refers to bit value following Master Reset (MR). The value “PIN” denotes the bit is set to the
value of the corresponding pin following Master Reset. The bit value following software reset is unchanged
unless specifically indicated by an “SR” value.
Bit No. Mnemonic R/W
MSB
11-6
15
14
13
12
5
4
15 14 13 12 11 10 9
TXASD
TXBSD
RXASD
RXBSD
-----
BLBFA
BLBFB
R/W
ARE USER DEFINED
UNASSIGNED BITS
R
R
R
R
SR = PIN
Reset
SR = 0
SR = 0
SR = 0
8
PIN
0
0
0
0
7
6
Function
Transmitter A Shutdown.
Transmitter B Shutdown.
These read-only bits are set when the corresponding bus transmitter was
disabled by assertion of the bus TXINHA or TXINHB input pin, or by fulfill-
ment of a “transmitter shutdown” mode command MC4 or MC20. Refer to
the description for the SDSEL bit in Configuration Register 1 and the de-
scription for the MCOPT4 bit in Configuration Register 2 for further informa-
tion.
Receiver A Shutdown.
Receiver B Shutdown.
These read-only bits are set when the corresponding bus receiver was
disabled concurrently with the bus transmitter by a “transmitter shutdown”
mode command MC4 or MC20. Refer to the description for the SDSEL bit in
Configuration Register 1 and the description for the MCOPT4 bit in Configu-
ration Register 2 for further information.
User defined. Host can write any value.
Built-In-Self-Test (BIST) Loopback Fail Bus A (see Section 5.20).
This bit is set if Bus A loopback failure error occurs during built-in self-test.
BIST Loopback Fail Bus B (see Section 5.20).
This bit is set if Bus B loopback failure error occurs during built-in self-test
5
HOLT INTEGRATED CIRCUITS
4
HI-6120, HI-6121
3
2
1
0
40
LSB

Related parts for HI-6120