HD6412320 RENESAS [Renesas Technology Corp], HD6412320 Datasheet - Page 743

no-image

HD6412320

Manufacturer Part Number
HD6412320
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family H8S-2300 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412320VF25
Manufacturer:
HITACHI
Quantity:
1 045
Part Number:
HD6412320VF25IV
Manufacturer:
SEIKO
Quantity:
4 100
Part Number:
HD6412320VF25IV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6412320VF25V
Manufacturer:
RENESAS
Quantity:
1 592
Part Number:
HD6412320VTE25
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6412320VTE25
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412320VTE25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
16.4.2
Scan mode is useful for monitoring analog inputs in a group of one or more channels. When the
ADST bit is set to 1 by software, or by timer or external trigger input, A/D conversion starts on the
first channel in the group (AN0). When two or more channels are selected, after conversion of the
first channel ends, conversion of the second channel (AN1) starts immediately. A/D conversion
continues cyclically on the selected channels until the ADST bit is cleared to 0. The conversion
results are transferred for storage into the ADDR registers corresponding to the channels.
When the operating mode or analog input channel must be changed during analog conversion, to
prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After
making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit
can be set at the same time as the operating mode or input channel is changed.
Typical operations when three channels (AN0 to AN2) are selected in scan mode are described
next. Figure 16.4 shows a timing diagram for this example.
[1] Scan mode is selected (SCAN = 1), scan group 0 is selected (CH2 = 0), analog input channels
[2] When A/D conversion of the first channel (AN0) is completed, the result is transferred to
[3] Conversion proceeds in the same way through the third channel (AN2).
[4] When conversion of all the selected channels (AN0 to AN2) is completed, the ADF flag is set
[5] Steps [2] to [4] are repeated as long as the ADST bit remains set to 1. When the ADST bit is
AN0 to AN2 are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (ADST = 1)
ADDRA. Next, conversion of the second channel (AN1) starts automatically.
to 1 and conversion of the first channel (AN0) starts again. If the ADIE bit is set to 1 at this
time, an ADI interrupt is requested after A/D conversion ends.
cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion
starts again from the first channel (AN0).
Scan Mode (SCAN = 1)
Section 16 A/D Converter (8 Analog Input Channel Version)
Rev.6.00 Sep. 27, 2007 Page 713 of 1268
REJ09B0220-0600

Related parts for HD6412320