HD6412320 RENESAS [Renesas Technology Corp], HD6412320 Datasheet - Page 658

no-image

HD6412320

Manufacturer Part Number
HD6412320
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family H8S-2300 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412320VF25
Manufacturer:
HITACHI
Quantity:
1 045
Part Number:
HD6412320VF25IV
Manufacturer:
SEIKO
Quantity:
4 100
Part Number:
HD6412320VF25IV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6412320VF25V
Manufacturer:
RENESAS
Quantity:
1 592
Part Number:
HD6412320VTE25
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6412320VTE25
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412320VTE25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 14 Serial Communication Interface (SCI)
14.3.2
In asynchronous mode, characters are sent or received, each preceded by a start bit indicating the
start of communication and one or two stop bits indicating the end of communication. Serial
communication is thus carried out with synchronization established on a character-by-character
basis.
Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex
communication. Both the transmitter and the receiver also have a double-buffered structure, so
that data can be read or written during transmission or reception, enabling continuous data
transfer.
Figure 14.2 shows the general format for asynchronous serial communication.
In asynchronous serial communication, the communication line is usually held in the mark state
(high level). The SCI monitors the communication line, and when it goes to the space state (low
level), recognizes a start bit and starts serial communication.
One serial communication character consists of a start bit (low level), followed by data (in LSB-
first order), a parity bit (high or low level), and finally one or two stop bits (high level).
In asynchronous mode, the SCI performs synchronization at the falling edge of the start bit in
reception. The SCI samples the data on the 8th pulse of a clock with a frequency of 16 times the
length of one bit, so that the transfer data is latched at the center of each bit.
Rev.6.00 Sep. 27, 2007 Page 628 of 1268
REJ09B0220-0600
Serial
data
1
Operation in Asynchronous Mode
Start
bit
1 bit
0
LSB
Figure 14.2 Data Format in Asynchronous Communication
D0
One unit of transfer data (character or frame)
(Example with 8-Bit Data, Parity, Two Stop Bits)
D1
D2
Transmit/receive data
D3
7 or 8 bits
D4
D5
D6
MSB
D7
Parity
bit
1 bit,
or none
0/1
Stop bit(s)
1
1 or
2 bits
1
Idle state
(mark state)
1

Related parts for HD6412320