MC68HC908AZ32ACFU MOTOROLA [Motorola, Inc], MC68HC908AZ32ACFU Datasheet - Page 128

no-image

MC68HC908AZ32ACFU

Manufacturer Part Number
MC68HC908AZ32ACFU
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908AZ32ACFU
Manufacturer:
FREESCALE
Quantity:
90
Part Number:
MC68HC908AZ32ACFU
Manufacturer:
FREESCALE
Quantity:
90
System Integration Module (SIM)
7.6.4 Status Flag Protection in Break Mode
7.7 Low-Power Modes
7.7.1 Wait Mode
Advance Information
128
subsection of each module to see how each module is affected by the
break state.
The SIM controls whether status flags contained in other modules can
be cleared during break mode. The user can select whether flags are
protected from being cleared by properly initializing the break clear flag
enable bit (BCFE) in the SIM break flag control register (SBFCR).
Protecting flags in break mode ensures that set flags will not be cleared
while in break mode. This protection allows registers to be freely read
and written during break mode without losing status flag information.
Setting the BCFE bit enables the clearing mechanisms. Once cleared in
break mode, a flag remains cleared even when break mode is exited.
Status flags with a two-step clearing mechanism — for example, a read
of one register followed by the read or write of another — are protected,
even when the first step is accomplished prior to entering break mode.
Upon leaving break mode, execution of the second step will clear the flag
as normal.
Executing the WAIT or STOP instruction puts the MCU in a low power-
consumption mode for standby situations. The SIM holds the CPU in a
non-clocked state. The operation of each of these modes is described
below. Both STOP and WAIT clear the interrupt mask (I) in the condition
code register, allowing interrupts to occur.
In wait mode, the CPU clocks are inactive while one set of peripheral
clocks continue to run.
A module that is active during wait mode can wake up the CPU with an
interrupt if the interrupt is enabled. Stacking for the interrupt begins one
cycle after the WAIT instruction during which the interrupt occurred.
Freescale Semiconductor, Inc.
For More Information On This Product,
System Integration Module (SIM)
Go to: www.freescale.com
Figure 7-12
shows the timing for wait mode entry.
68HC908AZ32A — Rev 0.0
MOTOROLA

Related parts for MC68HC908AZ32ACFU