h8s-2169 Renesas Electronics Corporation., h8s-2169 Datasheet - Page 462

no-image

h8s-2169

Manufacturer Part Number
h8s-2169
Description
Renesas 16-bit Single-chip Microcomputer H8s Family/h8s/2100 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet
Section 15 Serial Communication Interface (SCI, IrDA)
Bit 3
STOP
0
1
Notes: 1. In transmission, a single 1 bit (stop bit) is added to the end of a transmit character
In reception, only the first stop bit is checked, regardless of the STOP bit setting. If the second
stop bit is 1, it is treated as a stop bit; if it is 0, it is treated as the start bit of the next transmit
character.
Bit 2—Multiprocessor Mode (MP): Selects multiprocessor format. When multiprocessor format
is selected, the PE bit and O/E bit parity settings are invalid. The MP bit setting is only valid in
asynchronous mode; it is invalid in synchronous mode.
For details of the multiprocessor communication function, see section 15.3.3, Multiprocessor
Communication Function.
Bit 2
MP
0
1
Bits 1 and 0—Clock Select 1 and 0 (CKS1, CKS0): These bits select the clock source for the
baud rate generator. The clock source can be selected from , /4, /16, and /64, according to the
setting of bits CKS1 and CKS0.
For the relation between the clock source, the bit rate register setting, and the baud rate, see
section 15.2.8, Bit Rate Register (BRR).
Bit 1
CKS1
0
1
Rev. 3.00 Jan 18, 2006 page 434 of 1044
REJ09B0280-0300
2. In transmission, two 1 bits (stop bits) are added to the end of a transmit character
before it is sent.
before it is sent.
Description
1 stop bit *
2 stop bits *
Description
Multiprocessor function disabled
Multiprocessor format selected
Bit 0
CKS0
0
1
0
1
1
2
Description
/4 clock
/16 clock
/64 clock
clock
(Initial value)
(Initial value)
(Initial value)

Related parts for h8s-2169