cn8237 Mindspeed Technologies, cn8237 Datasheet - Page 334

no-image

cn8237

Manufacturer Part Number
cn8237
Description
Atm Oc-12 Servicesar Plus With Xbr Traffic Management
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cn8237EBGB
Manufacturer:
CONX
Quantity:
260
Part Number:
cn8237EBGB
Manufacturer:
CONEXANT
Quantity:
246
Part Number:
cn8237EBGB
Manufacturer:
MINDSPEED
Quantity:
20 000
Part Number:
cn8237EBGB/28237G-12
Manufacturer:
MINDSPEED
Quantity:
20 000
15.0 SAR Initialization—Example Tables
15.1 Segmentation Initialization
15.1.2 Segmentation Internal Memory Control Structures
Table 15-1. Table of Values for Segmentation Control Register Initialization
15-2
SEG_CTRL
(Segmentation Control
Register)
SEG_VBASE
(SEG Virtual Channel
Connection Base
Address Register)
SEG_PMBASE
(SEG PM Base Address
Register)
SEG_TXBASE
(Segmentation
Transmit Queue Base
Register)
Register
SEG_ENABLE
SEG_RESET
VBR_OFFSET
SEG_GFC
DBL_SLOT
CBR_TUN
ADV_ABR_TMPLT
USE_SCH_CTRL
TX_FIFO_LEN
CLP0_EOM
OAM_STAT_ID
SEG_ST_HALT
SEG_HS_DIS
TX_RND
TR_SIZE
SEG_SCHB
SEG_VCCB
SEG_BCKB
SEG_PMB
SEG_TXB
XMIT_INTERVAL
TX_EN
Before segmentation is enabled, the host must allocate and initialize all of the
segmentation internal memory control structures.
values for each field.
Field
Mindspeed Technologies
Initialized Value
0x1A5
0x17D
0x1AD
0x13D
0x219
0x10
0x20
0–1
0x4
0x0
0x8
0
0
0
1
1
0
0
0
0
0
1
ATM OC-12 ServiceSAR Plus with xBR Traffic Management
Must be set to a logic low until initialization of all
segmentation structures is complete. Set to a logic
high to commence segmentation process.
Use CONFIG0(GLOBAL_RESET) to initialize the SAR.
Schedule slot priority equals general priority.
Disable segmentation GFC processing.
Enable two word schedule slot entries.
Enable CBR traffic scheduling.
Per-template MCR and ICR ABR parameters.
SCH_CTRL register disabled.
Set Transmit FIFO buffer depth to four cells.
Set CLP to zero on last cell of CPCS-PDU.
OAM global status queue set to 16.
Disable status queue entry for a VCC halted with a
partially segmented buffer.
Enable host status queue full check.
Round-robin transmit queue processing selected.
Transmit queue size set to 64 entries.
Schedule table starts at 0xD280 in SEG memory.
SEG VCC table starts at 0xBE80 in SEG memory.
VBR bucket table starts at 0x10C80 in SEG memory.
PM table starts at 0xD680 in SEG memory.
Transmit queues start at 0x9E80 in SEG memory.
Transmit queue update interval set to 32.
Transmit queues 0–8 are enabled.
Table 15-2
Notes
lists the initialized
28237-DSH-001-C
CN8237

Related parts for cn8237