ez80f92 ZiLOG Semiconductor, ez80f92 Datasheet - Page 149

• Manufacturer Part Number: ez80f92
• Description: Ez80acclaim Flash Microcontrollers
• Manufacturer: ZiLOG Semiconductor

PS015313-0508
Data Validity
The data on the SDA line must be stable during the High period of the clock. The High or
Low state of the data line can only change when the clock signal on the SCL line is Low as
displayed in
START and STOP Conditions
Within the I
STOP conditions. See
High indicates a START condition. A Low-to-High transition on the SDA line while SCL
is High defines a STOP condition.
START and STOP conditions are always generated by the master. The bus is considered to
be busy after the START condition. The bus is considered to be free a defined time after
the STOP condition.
SDA Signal
SDA Signal
SCL Signal
SCL Signal
2
Figure
C bus protocol, unique situations arise which are defined as START and
START Condition
Figure 33. START and STOP Conditions In I
S
32.
Data Valid
Data Line
Figure 32. I
Stable
Figure
33. A High-to-Low transition on the SDA line while SCL is
Data Allowed
2
Change of
C Clock and Data Relationship
2
C Protocol
Product Specification
STOP Condition
I2C Serial I/O Interface
P
142