IDT82P2288BB IDT, Integrated Device Technology Inc, IDT82P2288BB Datasheet - Page 29

no-image

IDT82P2288BB

Manufacturer Part Number
IDT82P2288BB
Description
TXRX T1/J1/E1 8CHAN 256-PBGA
Manufacturer
IDT, Integrated Device Technology Inc
Type
Transceiverr
Datasheet

Specifications of IDT82P2288BB

Protocol
IEEE 1149.1
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
256-PBGA
Screening Level
Industrial
Mounting
Surface Mount
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Lead Free Status / RoHS Status
Not Compliant, Contains lead / RoHS non-compliant
Other names
82P2288BB

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT82P2288BB
Manufacturer:
IDT
Quantity:
6
Part Number:
IDT82P2288BB
Manufacturer:
IDT
Quantity:
917
Part Number:
IDT82P2288BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2288BB8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2288BBG
Manufacturer:
IDT
Quantity:
28
Part Number:
IDT82P2288BBG
Manufacturer:
WYC
Quantity:
3 000
Part Number:
IDT82P2288BBG
Manufacturer:
IDT Integrated Device Technolo
Quantity:
135
Part Number:
IDT82P2288BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2288BBG
Manufacturer:
XILINX
0
Part Number:
IDT82P2288BBG
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT82P2288BBG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
3.7
3.7.1
3.7.1.1 T1 / J1 Mode
selection is made by the R_MD bit.
3.7.1.2 E1 Mode
selection is made by the R_MD bit.
3.7.2
3.7.2.1 T1 / J1 Mode
Counter L-Byte & H-Byte registers, the counter will be cleared to ‘0’ and
start a new round counting automatically. No error event is lost during
data transferring.
can trigger an interrupt if the corresponding CNT_IE bit is set.
Functional Description
IDT82P2288
In T1/J1 mode, the AMI and B8ZS line code rules are provided. The
In E1 mode, the AMI and HDB3 line code rules are provided. The
The decode errors can be divided into three types in T1/J1 mode:
• Bipolar Violation (BPV) Error: When AMI line code rule is used, the
• B8ZS Code Violation (CV) Error: When B8ZS line code rule is
• Excessive Zero (EXZ) Error: EXZ error can be detected in both
After the content in the counter is transferred to the EXZ Error
The overflow of the counter is reflected by the CNTOV_IS bit, and
BPV error will be detected if two consecutive pulses are received
with the same polarity (refer to Figure 8). The event of the Bipolar
Violation (BPV) Error is forwarded to the Performance Monitor.
used, a CV error is detected when the received code does not
match the standard B8ZS line code pattern (expect the Excessive
Zero error).
AMI and B8ZS line code rules. There are two standards defining
the EXZ error: ANSI and FCC. The EXZ_DEF bit chooses a stan-
dard for the corresponding link to judge the EXZ error. Table 8
shows the definition of EXZ. To count the event of the Excessive
Zero (EXZ) Error, the EXZ_ERR[1:0] bits should be set to ‘01’. The
Excessive Zero (EXZ) Error is counted in an internal 16-bit EXZ
counter. The content in the EXZ counter is transferred to the EXZ
Error Counter L-Byte & H-Byte registers in two ways:
- When the CNT_MD bit is ‘0’, the Manual-Report mode is
- When the CNT_MD bit is ‘1’, the Auto-Report mode is selected.
selected. The EXZ counter transfers its content to the EXZ Error
Counter L-Byte & H-Byte registers when there is a transition
from ‘0’ to ‘1’ on the CNT_TRF bit;
The EXZ counter transfers its content to the EXZ Error Counter
L-Byte & H-Byte registers every one second automatically.
DECODER
LINE CODE RULE
DECODE ERROR DETECTION
29
OCTAL T1/E1/J1 LONG HAUL / SHORT HAUL TRANSCEIVER
(CV) Error is detected, it will be indicated by the CV_IS bit. When the
Excessive Zero (EXZ) Error is detected, it will be indicated by the
EXZ_IS bit. When the CV_IS bit or the EXZ_IS bit is ‘1’, an interrupt will
be reported by the INT pin if enabled by the corresponding CV_IE bit or
the EXZ_IE bit.
3.7.2.2 E1 Mode
Counter L-Byte & H-Byte registers, the counter will be cleared to ‘0’ and
start a new round counting automatically. No error event is lost during
data transferring.
can trigger an interrupt if the corresponding CNT_IE bit is set.
(CV) Error is detected, it will be indicated by the CV_IS bit. When the
Excessive Zero (EXZ) Error is detected, it will be indicated by the
EXZ_IS bit. When the CV_IS bit or the EXZ_IS bit is ‘1’, an interrupt will
be reported by the INT pin if enabled by the corresponding CV_IE bit or
the EXZ_IE bit.
When the Bipolar Violation (BPV) Error or the B8ZS Code Violation
The decode errors can be divided into three types in E1 mode:
• Bipolar Violation (BPV) Error: When AMI line code rule is used, the
• HDB3 Code Violation (CV) Error: When HDB3 line code rule is
• Excessive Zero (EXZ) Error: EXZ error can be detected in both
After the content in the counter is transferred to the EXZ Error
The overflow of the counter is reflected by the CNTOV_IS bit, and
When the Bipolar Violation (BPV) Error or the HDB3 Code Violation
BPV error will be detected if two consecutive pulses are received
with the same polarity (refer to Figure 8). The event of the Bipolar
Violation (BPV) Error is forwarded to the Performance Monitor.
used, a CV error is detected if two consecutive BPV errors are
detected, and the pulses that have the same polarity as the previ-
ous pulse are not the HDB3 zero substitution pulsed (refer to
Figure 10).
AMI and HDB3 line code rules. There are two standards defining
the EXZ error: ANSI and FCC. The EXZ_DEF bit chooses a stan-
dard for the corresponding link to judge the EXZ error. Table 8
shows the definition of EXZ. To count the event of the Excessive
Zero (EXZ) Error, the EXZ_ERR[1:0] bits should be set to ‘01’. The
Excessive Zero (EXZ) Error is counted in an internal 16-bit EXZ
counter. The content in the EXZ counter is transferred to the EXZ
Error Counter L-Byte & H-Byte registers in two ways:
- When the CNT_MD bit is ‘0’, the Manual-Report mode is
- When the CNT_MD bit is ‘1’, the Auto-Report mode is selected.
selected. The EXZ counter transfers its content to the EXZ Error
Counter L-Byte & H-Byte registers when there is a transition
from ‘0’ to ‘1’ on the CNT_TRF bit;
The EXZ counter transfers its content to the EXZ Error Counter
L-Byte & H-Byte registers every one second automatically.
March 04, 2009

Related parts for IDT82P2288BB