IDT82P2288BB IDT, Integrated Device Technology Inc, IDT82P2288BB Datasheet - Page 164

no-image

IDT82P2288BB

Manufacturer Part Number
IDT82P2288BB
Description
TXRX T1/J1/E1 8CHAN 256-PBGA
Manufacturer
IDT, Integrated Device Technology Inc
Type
Transceiverr
Datasheet

Specifications of IDT82P2288BB

Protocol
IEEE 1149.1
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
256-PBGA
Screening Level
Industrial
Mounting
Surface Mount
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Lead Free Status / RoHS Status
Not Compliant, Contains lead / RoHS non-compliant
Other names
82P2288BB

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT82P2288BB
Manufacturer:
IDT
Quantity:
6
Part Number:
IDT82P2288BB
Manufacturer:
IDT
Quantity:
917
Part Number:
IDT82P2288BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2288BB8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2288BBG
Manufacturer:
IDT
Quantity:
28
Part Number:
IDT82P2288BBG
Manufacturer:
WYC
Quantity:
3 000
Part Number:
IDT82P2288BBG
Manufacturer:
IDT Integrated Device Technolo
Quantity:
135
Part Number:
IDT82P2288BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2288BBG
Manufacturer:
XILINX
0
Part Number:
IDT82P2288BBG
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT82P2288BBG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
T1/J1 TBIF Option Register (042H, 142H, 242H, 342H, 442H, 542H, 642H, 742H)
FBITGAP:
DE:
(MTSDB) and MTSIGA (MTSIGB).
FE:
CMS:
is set to ‘1’), the bit of the eight links should be set to the same value.
FSINV:
FSTYP:
Programming Information
IDT82P2288
Bit Name
This bit is valid in Transmit Clock Master mode.
= 0: The F-bit is not gapped.
= 1: The F-bit is gapped (no clock signal during the F-bit).
This bit selects the active edge of TSCKn to sample the data on TSDn and TSIGn and the active edge of MTSCK to sample the data on MTSDA
= 0: The falling edge is selected.
= 1: The rising edge is selected.
In Transmit Multiplexed mode, the bit of the eight links should be set to the same value.
This bit selects the active edge of TSCKn to update/sample the pulse on TSFSn and the active edge of MTSCK to sample the pulse on MTSFS.
= 0: The falling edge is selected.
= 1: The rising edge is selected.
In Transmit Multiplexed mode, the bit of the eight links should be set to the same value.
This bit is valid in Transmit Clock Slave T1/J1 mode E1 rate and Transmit Multiplexed mode.
= 0: The speed of the TSCKn / MTSCK is the same as the data rate on the system side (2.048 MHz / 8.192 MHz).
= 1: The speed of the TSCKn / MTSCK is double the data rate on the system side (4.096 MHz / 16.384 MHz).
In Transmit Clock Slave T1/J1 mode E1 rate, if all eight links use the TSCK[1] and TSFS[1] to input the data (i.e., the TSLVCK bit (b, T1/J1-010H)
In Transmit Multiplexed mode, the bit of the eight links should be set to the same value.
= 0: The transmit framing pulse TSFSn is active high.
= 1: The transmit framing pulse TSFSn is active low.
In Transmit Multiplexed mode, this bit of the eight links should be set to the same value.
= 0: In Transmit Non-multiplexed mode, TSFSn pulses during each F-bit. In Transmit Multiplexed mode, MTSFS pulses during each F-bit of the
first link.
= 1: In Transmit Non-multiplexed mode, TSFSn pulses during the first F-bit of every SF/ESF/T1 DM/SLC-96 frame. In Transmit Multiplexed mode,
MTSFS pulses during the first F-bit of every SF/ESF/T1 DM/SLC-96 frame of the first link.
In Transmit Multiplexed mode, this bit of the eight links should be set to the same value.
Default
Bit No.
Type
7
Reserved
6
FBITGAP
R/W
5
0
R/W
DE
4
0
164
OCTAL T1/E1/J1 LONG HAUL / SHORT HAUL TRANSCEIVER
R/W
FE
3
0
CMS
R/W
2
0
FSINV
R/W
1
0
March 04, 2009
FSTYP
R/W
0
0

Related parts for IDT82P2288BB