IDT82P2288BB IDT, Integrated Device Technology Inc, IDT82P2288BB Datasheet - Page 168

no-image

IDT82P2288BB

Manufacturer Part Number
IDT82P2288BB
Description
TXRX T1/J1/E1 8CHAN 256-PBGA
Manufacturer
IDT, Integrated Device Technology Inc
Type
Transceiverr
Datasheet

Specifications of IDT82P2288BB

Protocol
IEEE 1149.1
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
256-PBGA
Screening Level
Industrial
Mounting
Surface Mount
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Lead Free Status / RoHS Status
Not Compliant, Contains lead / RoHS non-compliant
Other names
82P2288BB

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT82P2288BB
Manufacturer:
IDT
Quantity:
6
Part Number:
IDT82P2288BB
Manufacturer:
IDT
Quantity:
917
Part Number:
IDT82P2288BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2288BB8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2288BBG
Manufacturer:
IDT
Quantity:
28
Part Number:
IDT82P2288BBG
Manufacturer:
WYC
Quantity:
3 000
Part Number:
IDT82P2288BBG
Manufacturer:
IDT Integrated Device Technolo
Quantity:
135
Part Number:
IDT82P2288BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2288BBG
Manufacturer:
XILINX
0
Part Number:
IDT82P2288BBG
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT82P2288BBG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
T1/J1 RBIF Mode (047H, 147H, 247H, 347H, 447H, 547H, 647H, 747H)
MAP[1:0]:
RMODE:
Programming Information
IDT82P2288
Bit Name
In Receive Clock Slave mode and Receive Multiplexed mode, these 2 bits select the T1/J1 to E1 format mapping schemes.
In Receive Non-multiplexed mode, this bit selects the sub-mode.
= 0: The Receive System Interface is operated in Receive Clock Master mode. The timing signal for clocking the data and the framing pulse to
align the data output on the RSDn pin are received from each line side.
= 1: The Receive System Interface is operated in Receive Clock Slave mode. The timing signal for clocking the data and the framing pulse to align
the data output on the RSDn pin are provided by the system side.
Default
Bit No.
Type
7
Note:
* These 2 bits can not be set to ‘00’ in the Receive Multiplexed mode.
6
MAP[1:0]
0 0 *
0 1
1 0
1 1
Reserved
5
T1/J1 Mode E1 Rate per One Filler Every Four CHs
T1/J1 Mode E1 Rate per Continuous CHs
T1/J1 To E1 Format Mapping Schemes
T1/J1 Mode E1 Rate per G.802
4
168
OCTAL T1/E1/J1 LONG HAUL / SHORT HAUL TRANSCEIVER
T1/J1 Rate
3
MAP1
R/W
2
0
MAP0
R/W
1
0
March 04, 2009
RMODE
R/W
0
1

Related parts for IDT82P2288BB