EP4CE40F29C8N Altera, EP4CE40F29C8N Datasheet - Page 327
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP4CE40F29C8N
Manufacturer Part Number
EP4CE40F29C8N
Description
IC CYCLONE IV FPGA 40K 780FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CE40F29C8N
Number Of Logic Elements/cells
39600
Number Of Labs/clbs
2475
Total Ram Bits
1134000
Number Of I /o
532
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4CE40F29C8N
Manufacturer:
ALTERA43
Quantity:
1 602
Part Number:
EP4CE40F29C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 327 of 478
- Download datasheet (13Mb)
Chapter 1: Cyclone IV Transceivers Architecture
Transceiver Functional Modes
© December 2010 Altera Corporation
1
1
SATA
SATA is a computer bus standard that transfers data between the motherboard and
mass storage devices inside and outside the computer. Cyclone IV GX transceiver in
Basic mode supports SATA 1.0 implementation at 1.5 Gbps, and SATA 2.0
implementation at 3.0 Gbps. The following are the options offered in Basic mode that
fulfills SATA protocol implementation:
■
■
Clock rate compensation function must be implemented in the user logic as the
receiver rate match FIFO in the PCS compensates up to ±300 PPM between the
upstream transmitter and local receiver clocks. With SSC, the SATA specification
requires clock rate compensation that works up to +350 to -5350 PPM.
V-by-One
V-by-One is a serial interface standard developed to support the higher frame rates
and the higher resolutions required by next-generation flat-panel display.
Cyclone IV GX transceiver in Basic mode supports V-by-One implementation at
3.0 Gbps. Asynchronous SSC with wider spread is supported for receiver in
EP4CGX30 (F484 package), EP4CGX50, and EP4CGX75 devices with CDR in manual
lock mode.
Packer and unpacker, scrambling and descrambling, and clock rate compensation
functions must be implemented in the user logics.
Display Port
Display Port is a digital display interface standard that defines the digital
audio/video interconnect, intended to be used primarily between a computer and its
display monitor, or a computer and a home-theater system. Cyclone IV GX
transceiver in Basic mode supports physical layer implementation of the Display Port
protocol, specification revision of 1.1a. Display Port protocol implementation is
supported in ×1, ×2, and ×4 lanes configuration, at both data rate of 1.62 Gbps and
2.7 Gbps. Asynchronous SSC with wider spread is supported for receiver in
EP4CGX30 (F484 package), EP4CGX50, and EP4CGX75 devices with CDR in manual
lock mode.
Asynchronous SSC support for 0.5% down-spread with 30 kHz - 33 kHz
modulation
■
Out-of-Band (OOB) signaling support
■
Supported for receiver in EP4CGX30 (F484 package), EP4CGX50, and
EP4CGX75 devices with CDR in manual lock mode
Supported with putting transmitter in electrical idle state by tri-stating the
output buffer, and receiver signal detection for detecting OOB signals.
Cyclone IV Device Handbook, Volume 2
1–47
Related parts for EP4CE40F29C8N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-25T](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: