EP4CE40F29C8N Altera, EP4CE40F29C8N Datasheet - Page 204

no-image

EP4CE40F29C8N

Manufacturer Part Number
EP4CE40F29C8N
Description
IC CYCLONE IV FPGA 40K 780FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er

Specifications of EP4CE40F29C8N

Number Of Logic Elements/cells
39600
Number Of Labs/clbs
2475
Total Ram Bits
1134000
Number Of I /o
532
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4CE40F29C8N
Manufacturer:
ALTERA43
Quantity:
1 602
Part Number:
EP4CE40F29C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CE40F29C8N
Manufacturer:
ALTERA
0
Part Number:
EP4CE40F29C8N
Manufacturer:
ALTERA
0
Part Number:
EP4CE40F29C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4CE40F29C8N
0
Company:
Part Number:
EP4CE40F29C8N
Quantity:
2 800
Part Number:
EP4CE40F29C8N ALTERA
Manufacturer:
ALTERA
0
8–38
Cyclone IV Device Handbook, Volume 1
You can use a download cable to configure multiple Cyclone IV device configuration
pins. nCONFIG, nSTATUS, DCLK, DATA[0], and CONF_DONE are connected to every
device in the chain. All devices in the chain utilize and enter user mode at the same
time because all CONF_DONE pins are tied together.
In addition, the entire chain halts configuration if any device detects an error because
the nSTATUS pins are tied together.
multiple Cyclone IV devices using a MasterBlaster, USB-Blaster, ByteBlaster II, or
ByteBlasterMV cable.
Figure 8–18. Multi-Device PS Configuration Using a Download Cable
Notes to
(1) You must connect the pull-up resistor to the same supply voltage as the V
(2) The pull-up resistors on DATA[0] and DCLK are only required if the download cable is the only configuration
(3) Pin 6 of the header is a V
(4) Connect the pull-up resistor to the V
(5) The nCEO pin of the last device in the chain is left unconnected or used as a user I/O pin.
(6) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL for PS
(7) Power up the V
10 kΩ
scheme used on your board. This ensures that DATA[0] and DCLK are not left floating after configuration. For
example, if you also use a configuration device, the pull-up resistors on DATA[0] and DCLK are not required.
device. For this value, refer to the
ByteBlasterMV download cable, this pin is a no connect. When using USB-Blaster, ByteBlaster II, and EthernetBlaster
cables, this pin is connected to nCE when it is used for AS programming. Otherwise, it is a no connect.
configuration schemes, refer to
the MSEL pins directly to V
programmers must switch to 2.5 V. Pin 4 of the header is a V
MasterBlaster cable can receive power from either 5.0- or 3.3-V circuit boards, DC power supply, or 5.0 V from the
USB cable. For this value, refer to the
V
Figure
CCA
10 kΩ
(2)
V
(1)
CCA
8–18:
V
CC
(1)
CCIO
of the ByteBlaster II, USB-Blaster, or ByteBlasterMV cable with a 2.5 V supply from V
10 kΩ
GND
(4)
IO
reference voltage for the MasterBlaster output driver. V
CCA
nCONFIG
DATA[0]
nCE
nCE
MSEL[ ]
(6)
MSEL[ ] (6)
nCONFIG
Cyclone IV Device 2
or GND.
Cyclone IV Device 1
DATA[0]
Table 8–3 on page
MasterBlaster Serial/USB Communications Cable User
Chapter 8: Configuration and Remote System Upgrades in Cyclone IV Devices
CCIO
CONF_DONE
MasterBlaster Serial/USB Communications Cable User
CONF_DONE
supply voltage of the I/O bank in which the nCE pin resides.
nSTATUS
nSTATUS
DCLK
Figure 8–18
DCLK
nCEO
nCEO
8–8,
10 kΩ
N.C. (5)
Table 8–4 on page
V
CCA
CC
shows the PS configuration for
(1)
V
power supply for the MasterBlaster cable. The
CCA
10 kΩ
10 kΩ
(1)
(2)
V
CCA
8–8, and
CCA
© December 2010 Altera Corporation
supply.
(1)
IO
Table 8–5 on page
must match the V
10-Pin Male Header
Guide. When using the
(Passive Serial Mode)
Pin 1
Download Cable
Guide.
GND
CCA
V
Configuration
CCA
8–9. Connect
CCA
. Third-party
VIO (3)
GND
of the
(7)

Related parts for EP4CE40F29C8N