HD64F7047F50 Renesas Electronics America, HD64F7047F50 Datasheet - Page 656

IC SUPERH MCU FLASH 256K 100QFP

HD64F7047F50

Manufacturer Part Number
HD64F7047F50
Description
IC SUPERH MCU FLASH 256K 100QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheet

Specifications of HD64F7047F50

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50
Manufacturer:
RENESAS
Quantity:
4 000
Part Number:
HD64F7047F50MV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
24.3.3
Transition to Hardware Standby Mode: When the HSTBY pin is driven low, a transition is
made to hardware standby mode from any mode.
In hardware standby mode, all functions enter the reset state and stop operation, resulting in a
significant reduction in power consumption. As long as the specified voltage is supplied, on-chip
RAM data is retained.
In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 before
driving the HSTBY pin low.
Do not change the state of the mode pins (MD3 to MD0) while the CPU is in hardware standby
mode.
Clearing Hardware Standby Mode: Hardware standby mode is cleared by means of the HSTBY
pin and the RES pin. When the HSTBY pin is driven high while the RES pin is low, the reset state
is set and clock oscillation is started. Ensure that the RES pin is held low until the clock
oscillation stabilizes. When the RES pin is then driven high, a transition is made to the program
execution state via the power-on reset exception handling state.
Hardware Standby Mode Timing: Figure 24.3 shows a transition-timing example to hardware
standby mode.
Rev. 2.00, 09/04, page 614 of 720
Oscillator
CK
NMI input
NMIE bit
SSBY bit
LSI state
execution state
Hardware Standby Mode
Program
Figure 24.2 NMI Timing in Software Standby Mode
exception
handling
NMI
service routine
Exception
standby mode
Software
Oscillation
Oscillation stabilization
start time
time
setting time
WDT
NMI exception
handling

Related parts for HD64F7047F50