HD64F7047F50 Renesas Electronics America, HD64F7047F50 Datasheet - Page 506

IC SUPERH MCU FLASH 256K 100QFP

HD64F7047F50

Manufacturer Part Number
HD64F7047F50
Description
IC SUPERH MCU FLASH 256K 100QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheet

Specifications of HD64F7047F50

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50
Manufacturer:
RENESAS
Quantity:
4 000
Part Number:
HD64F7047F50MV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
Time Quanta (TQ) is an integer multiple of the number of system clocks, and is determined by the
baud rate prescaler (BRP) as follows. f
The following formula is used to calculate the 1-bit time and bit rate.
Note: f
Example: With φ = 40 MHz, BRP = B'000001 (2TQ), TSEG1 = B'0100 (5TQ), and TSEG2 =
Table 15.5 Setting Range for TSEG1 and TSEG2 in BCR
Note:
Rev. 2.00, 09/04, page 464 of 720
(BCR[15:12])
TSEG1
The TQ value of BCR is used for BRP, TSEG1, and TSEG2.
*
CLK
TQ = (BRP setting + 1)/f
1-bit time = TQ × (1 + TSEG1 + TSEG2)
Bit rate = 1/Bit time
B'011 (4TQ):
Bit rate = 20/{(2) × (1 + 5 + 4)} = 1 Mbps
When BRP[7:0] are B'00000000, TSEG[2:0] should not be set to B'001.
= φ/2 (system clock is divided by 2)
= f
set by TSEG2)}
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
CLK
/{(TQ number set by BRP) × (1 + TQ number set by TSEG1 + TQ number
Value
TQ
10
11
12
13
14
15
16
4
5
6
7
8
9
CLK
001*
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
2
CLK
means the HCAN2 clock (φ/2).
Yes
Yes
010
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
3
011
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
TSEG2 (BCR[10:8])
4
100
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
No
5
101
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
No
No
6
110
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
No
No
No
7
111
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
No
No
No
No
8

Related parts for HD64F7047F50