HD64F7047F50 Renesas Electronics America, HD64F7047F50 Datasheet - Page 632

IC SUPERH MCU FLASH 256K 100QFP

HD64F7047F50

Manufacturer Part Number
HD64F7047F50
Description
IC SUPERH MCU FLASH 256K 100QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheet

Specifications of HD64F7047F50

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50
Manufacturer:
RENESAS
Quantity:
4 000
Part Number:
HD64F7047F50MV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
22.4.2
Bypass mode can be used to bypass this LSI in a boundary-scan test. Bypass mode is entered by
transferring B'1111 to SDIR. In bypass mode, SDBPR is connected to TDI and TDO.
22.4.3
The H-UDI can be reset as follows.
• By holding the TRST signal at 0
• When TRST = 1, by inputting at least five TCK clock cycles while TMS = 1
• By entering hardware standby mode
• By setting the pin function controller (PFC) not for the H-UDI
22.5
• The registers are not initialized in software standby mode. If TRST is set to 0 in software
• The frequency of TCK must be lower than that of the peripheral module clock (Pφ). For
• In serial data transfer, data input/output starts with the LSB. Figure 22.5 shows serial data
• If the H-UDI serial transfer sequence is disrupted, a TRST reset must be executed. Transfer
• The TDO output timing is from the rise of TCK.
• In the Shift-IR state, the lower 2 bits of the output data from TDO (the IR status word) may not
• If more than 32 bits are serially transferred, serial data exceeding 32 bits output from TDO
• Ensure that the TDI pin is not in the high-impedance state.
Rev. 2.00, 09/04, page 590 of 720
standby mode, bypass mode will be entered.
details, see section 25, Electrical Characteristics.
input/output.
should then be retried, regardless of the transfer operation.
always be 01.
should be ignored.
Bypass Mode
H-UDI Reset
Usage Notes

Related parts for HD64F7047F50