HD64F7047F50 Renesas Electronics America, HD64F7047F50 Datasheet - Page 166

IC SUPERH MCU FLASH 256K 100QFP

HD64F7047F50

Manufacturer Part Number
HD64F7047F50
Description
IC SUPERH MCU FLASH 256K 100QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheet

Specifications of HD64F7047F50

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50
Manufacturer:
RENESAS
Quantity:
4 000
Part Number:
HD64F7047F50MV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
Repeat Mode: Performs the transfer of one byte, one word, or one longword for each activation.
Either the transfer source or transfer destination is designated as the repeat area. Table 8.3 lists the
register information in repeat mode.
From 1 to 256 transfers can be specified. Once the specified number of transfers have ended, the
initial state of the transfer counter and the address register specified as the repeat area is restored,
and transfer is repeated. In repeat mode the transfer counter value does not reach H'00, and
therefore CPU interrupts cannot be requested when DISEL = 0.
Table 8.3
Rev. 2.00, 09/04, page 124 of 720
Register
DTMR
DTCRAH
DTCRAL
DTIAR
DTSAR
DTDAR
DTSAR
or
DTDAR
Repeat Mode Register Functions
Function
Operation mode
control
Transfer count save
Transfer count
Initial address
Transfer source
address
Transfer destination
address
Figure 8.7 Memory Mapping in Repeat Mode
Repeat area
When DTCRA is other than 1
DTMR
DTCRAH
DTCRAL – 1
(Not written back)
Increment/decrement/fixed
Increment/decrement/fixed
Values Written Back upon a Transfer Information Write
Transfer
When DTCRA is 1
DTMR
DTCRAH
DTCRAH
(Not written back)
(DTS = 0) Increment/
decrement/fixed
(DTS = 1) DTIAR
(DTS = 0) DTIAR
(DTS = 1) Increment/
decrement/fixed
DTDAR
or
DTSAR

Related parts for HD64F7047F50