HD64F7047F50 Renesas Electronics America, HD64F7047F50 Datasheet - Page 318

IC SUPERH MCU FLASH 256K 100QFP

HD64F7047F50

Manufacturer Part Number
HD64F7047F50
Description
IC SUPERH MCU FLASH 256K 100QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheet

Specifications of HD64F7047F50

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50
Manufacturer:
RENESAS
Quantity:
4 000
Part Number:
HD64F7047F50MV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
10.8.4
• When making a transition to a mode (Normal, PWM1, PWM2, PCM) in which the pin output
• In PWM mode 1, since a waveform is not output to the TIOC*B (TIOC *D) pin, setting TIOR
• In PWM mode 2, since a waveform is not output to the cycle register pin, setting TIOR will
• In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, setting
• In PWM mode 1, if either TGRC or TGRD operates as a buffer register, setting TIOR will not
• When making a transition to a mode (CPWM, RPWM) in which the pin output level is
Pin initialization procedures are described below for the numbered combinations in table 10.43.
The active level is assumed to be low.
Note: Channel number is substituted for * indicated in this article.
Rev. 2.00, 09/04, page 276 of 720
level is selected by the timer I/O control register (TIOR) setting, initialize the pins by means of
a TIOR setting.
will not initialize the pins. If initialization is required, carry it out in normal mode, then switch
to PWM mode 1.
not initialize the pins. If initialization is required, carry it out in normal mode, then switch to
PWM mode 2.
TIOR will not initialize the buffer register pins. If initialization is required, clear buffer mode,
carry out initialization, then set buffer mode again.
initialize the TGRC pin. To initialize the TGRC pin, clear buffer mode, carry out initialization,
then set buffer mode again.
selected by the timer output control register (TOCR) setting, switch to normal mode and
perform initialization with TIOR, then restore TIOR to its initial value, and temporarily disable
channel 3 and 4 output with the timer output master enable register (TOER). Then operate the
unit in accordance with the mode setting procedure (TOCR setting, TMDR setting, TOER
setting).
Overview of Initialization Procedures and Mode Transitions in Case of Error
during Operation, Etc.

Related parts for HD64F7047F50