HD64F7047F50 Renesas Electronics America, HD64F7047F50 Datasheet - Page 571

IC SUPERH MCU FLASH 256K 100QFP

HD64F7047F50

Manufacturer Part Number
HD64F7047F50
Description
IC SUPERH MCU FLASH 256K 100QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheet

Specifications of HD64F7047F50

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50
Manufacturer:
RENESAS
Quantity:
4 000
Part Number:
HD64F7047F50MV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
17.1.3
The port B I/O register (PBIOR) is a 16-bit readable/writable register that is used to set the pins on
port B as inputs or outputs. Bits PB5IOR to PB0IOR correspond to pins PB5 to PB0 (names of
multiplexed pins are here given as port names and pin numbers alone). PBIOR is enabled when
port B pins are functioning as general-purpose inputs/outputs (PB5 to PB0) and SCK4 pins are
functioning as inputs/outputs of SCI. In other states, PBIOR is disabled.
A given pin on port B will be an output pin if the corresponding bit in PBIOR is set to 1, and an
input pin if the bit is cleared to 0.
Bits 15 to 6 are reserved. These bits are always read as 0 and should only be written with 0.
The initial vale of PBIOR is H'0000.
17.1.4
The port B control registers 1 and 2 (PBCR1 and PBCR2) are 16-bit readable/writable registers
that are used to select the multiplexed pin function of the pins on port B.
Port B Control Registers 1 and 2 (PBCR1 and PBCR2)
Register
PBCR1
PBCR1
PBCR2
PBCR1
PBCR2
PBCR2
PBCR1
PBCR2
PBCR2
Port B I/O Register (PBIOR)
Port B Control Registers 1 and 2 (PBCR1 and PBCR2)
Bit
15 to 14
8 to 0
15 to 12
13
11
10
12
9
8
Bit Name
PB5MD2
PB5MD1
PB5MD0
PB4MD2
PB4MD1
PB4MD0
Initial
Value
All 0
All 0
All 0
0*
0
0*
0
0
0
1
1
R/W
R
R
R
R/W
R/W
R/W
R/W
R/W
R/W
Description
Reserved
These bits are always read as 0 and should only be
written with 0.
PB5 Mode
Select the function of the PB5/IRQ3/POE3/CK pin.
000: PB5 I/O (port)
001: IRQ3 input (INTC) 101: CK output (CPG)
010: POE3 input (port)
011: Setting prohibited
PB4 Mode
Select the function of the PB4/IRQ2/POE2/SCK4 pin.
000: PB4 I/O (port)
001: IRQ2 input (INTC) 101: Setting prohibited
010: POE2 input (port)
011: Setting prohibited
Rev. 2.00, 09/04, page 529 of 720
100: Setting prohibited
110: Setting prohibited
111: Setting prohibited
100: Setting prohibited
110: Setting prohibited
111: SCK4 I/O (SCI)

Related parts for HD64F7047F50