C8051F131R Silicon Labs, C8051F131R Datasheet - Page 201

no-image

C8051F131R

Manufacturer Part Number
C8051F131R
Description
8-bit Microcontrollers - MCU 128kB 100MIPS 8448B RAM
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F131R

Product Category
8-bit Microcontrollers - MCU
Core
8051
Data Bus Width
8 bit
Maximum Clock Frequency
100 MHz
Program Memory Size
128 KB
Data Ram Size
8.25 KB
On-chip Adc
Yes
Operating Supply Voltage
2.7 V to 3.6 V
Package / Case
TQFP-64
Mounting Style
SMD/SMT
A/d Bit Size
10 bit
A/d Channels Available
9
Data Rom Size
64 KB
Interface Type
I2C, SMBus, SPI, UART
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
32
Number Of Timers
16 bit
Processor Series
C8051
Program Memory Type
Flash
Factory Pack Quantity
500
Supply Voltage - Max
3.6 V
Supply Voltage - Min
3 V
15.1.2. Erasing Flash Pages From Software
When erasing Flash memory, an entire page is erased (all bytes in the page are set to 0xFF). The Flash
memory is organized in 1024-byte pages. The 256 bytes of Scratchpad area (addresses 0x20000 to
0x200FF) consists of two 128 byte pages. To erase any Flash page, the FLWE, PSWE, and PSEE bits
must be set to ‘1’, and a byte must be written using a MOVX instruction to any address within that page.
The following is the recommended procedure for erasing a Flash page from software:
Figure 15.1. Flash Memory Map for MOVC Read and MOVX Write Operations
Step 1. Disable interrupts.
Step 2. If erasing a page in Bank 1, Bank 2, or Bank 3, set the COBANK bits (PSBANK.5-4) for
Step 3. If erasing a page in the Scratchpad area, set the SFLE bit (PSCTL.2).
Step 4. Set FLWE (FLSCL.0) to enable Flash writes/erases via user software.
Step 5. Set PSEE (PSCTL.1) to enable Flash erases.
Step 6. Set PSWE (PSCTL.0) to redirect MOVX commands to write to Flash.
Step 7. Use the MOVX instruction to write a data byte to any location within the page to be
Step 8. Clear PSEE to disable Flash erases.
Step 9. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
Step 10. Clear the FLWE bit, to disable Flash writes/erases.
Step 11. If erasing a page in the Scratchpad area, clear the SFLE bit.
Step 12. Re-enable interrupts.
the appropriate bank.
erased.
COBANK = 0 COBANK = 1 COBANK = 2 COBANK = 3
Bank 0
Bank 0
Bank 1
Bank 0
SFLE = 0
128k FLASH devices only.
Bank 2
Bank 0
Rev. 1.4
C8051F120/1/2/3/4/5/6/7
Bank 3
Bank 0
Scratchpad
Undefined
SFLE = 1
Areas (2)
C8051F130/1/2/3
Address
0xFFFF
Internal
0x7FFF
0x00FF
0x8000
0x0000
201

Related parts for C8051F131R