DS26528GNA4 Maxim Integrated, DS26528GNA4 Datasheet - Page 220

no-image

DS26528GNA4

Manufacturer Part Number
DS26528GNA4
Description
Network Controller & Processor ICs
Manufacturer
Maxim Integrated
Datasheet

Specifications of DS26528GNA4

Part # Aliases
90-26528-NA4
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 7: Transmit AIS (TAIS). Alarm Indication Signal (AIS) is sent using MCLK as the reference clock. The transmit
data coming from the framer is ignored.
Bit 6: Automatic Transmit AIS (ATAIS).
Bit 5: Local Loopback (LLB). See Section
Bit 4: Analog Loopback (ALB). See Section
Bit 3: Remote Loopback (RLB). See Section
Bit 2: Transmit Power-Down Enable (TPDE).
Bit 1: Receiver Power-Down Enable (RPDE).
Bit 0: Transmit Enable (TE). This function is overridden by the TXENABLE pin.
0 = TAIS is disabled.
1 = Output an unframed all-ones pattern (AIS) at TTIP and TRING.
0 = ATAIS is disabled.
1 = Automatically transmit AIS on the occurrence of an LIU LOS.
0 = LLB is disabled.
1 = LLB is enabled.
0 = ALB is disabled.
1 = ALB is enabled.
0 = Remote loopback is disabled.
1 = Remote loopback is enabled.
In this loopback, received data passes all the way through the receive LIU and is then transmitted back
through the transmit side of the LIU. Data will continue to pass through the receive-side framer of the
DS26528 as it would normally and the data from the transmit side of the framer will be ignored.
0 = Transmitter power enabled.
1 = Transmitter powered down. TTIP/TRING outputs are high impedance.
0 = Receiver power enabled.
1 = Receiver powered down.
0 = TTIP/TRING outputs are high impedance.
1 = TTIP/TRING outputs enabled.
TAIS
7
0
LMCR
LIU Maintenance Control Register
1002h + (20h x n): where n = 0 to 7, for Ports 1 to 8
ATAIS
6
0
LLB
5
0
8.11.5.2
8.11.5.1
8.11.5.3
220 of 276
for operational details.
ALB
for operational details.
4
0
for operational details.
RLB
3
0
DS26528 Octal T1/E1/J1 Transceiver
TPDE
2
0
RPDE
1
0
TE
0
0

Related parts for DS26528GNA4