cn8236 Mindspeed Technologies, cn8236 Datasheet - Page 338

no-image

cn8236

Manufacturer Part Number
cn8236
Description
Atm Servicesar Plus With Xbr Traffic Management
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cn8236EBGB
Manufacturer:
VIA
Quantity:
150
Part Number:
cn8236EBGB
Manufacturer:
CONEXANT
Quantity:
329
14.0 CN8236 Registers
14.5 Reassembly Registers
0xf8
This register determines the base address of both banks of contiguous free buffer queue spaces. The base
address is a 16-bit number. Since both banks reside in SAR-shared memory (23-bits of byte addressing), the
structures can start on 128 byte boundaries. Bank 0 has additional boundary requirements if the buffer return
mechanism is enabled.
0xfc
This register contains free buffer queue control information.
14-22
31–16
31–16
15–14
15–0
11–8
7–0
Bit
Bit
13
12
Reassembly Free Buffer Queue Control Register (RSM_FQCTRL)
Reassembly Free Buffer Queue Base Register (RSM_FQBASE)
Field
Field
Size
Size
16
16
16
2
1
1
4
8
FBQ1_BASE
FBQ0_BASE
Reserved
FBQ_SIZE
FWD_RND
FBQ0_RTN
FWD_EN
FBQ_UD_INT
Name
Name
Mindspeed Technologies
Not implemented at this time.
Free Buffer Queue Size. Selects the size of all free buffer queues.
0 = 64
1 = 256
2 = 1,024
3 = 4,096
Buffer Return Processing Priority Selection. When a logic low, buffer return
entries are processed from queues in priority fashion with queue 15 having
the highest priority. When a logic high, round-robin arbitration is used.
Free Buffer Queue 0 Buffer Return Enable. When a logic high, bank 0 is
enabled to process buffer return for firewall operation. When this bit is set,
queue entries 0 – 15 are four words independent of the value of FWD_EN;
otherwise, they are two words.
Forward Processing Enable. Selects the number of free buffer queues in bank
0 that have buffer return processing enabled. Starting with free buffer queue
0, a value of 0 in FWD_EN selects only one queue, and a value of 15 selects
16 queues.
Free Buffer Queue Update Interval. This value determines how many buffers
are taken off the free buffer queue before the reassembly coprocessor writes
the current read index pointer to host or SAR-shared memory.
Free Buffer Queue Bank 0 base address.
Free Buffer Queue Bank 1 base address.
ATM ServiceSAR Plus with xBR Traffic Management
Description
Description
28236-DSH-001-B
CN8236

Related parts for cn8236