zl50405 Zarlink Semiconductor, zl50405 Datasheet - Page 21

• Manufacturer Part Number: zl50405
• Description: Managed5-port 10/100 M Ethernet Switch
• Manufacturer: Zarlink Semiconductor

•
1.6
The ZL50405 will come out of reset in a default configuration, which will allow for basic L2 switching and automatic
MAC address learning.
In unmanaged mode, the default configuration will take effect immediately after reset. The default settings can be
changed using the optional EEPROM.
•
•
•
•
•
Managed
•
•
•
•
•
System Defaults
•
•
•
•
•
•
•
•
•
•
•
Per-port Defaults
•
•
•
•
-
-
Module Detect bootstrap, TSTOUT[9], should be pulled-down
-
-
Power Saving bootstrap, TSTOUT[11], should be normally pulled-up
Timeout Reset bootstrap, TSTOUT[12], should be pull-down
-
Reserved/Manufacturing bootstraps
-
-
CPU Interface
-
-
Module Detect bootstrap, TSTOUT[9], should be pulled-down, unless using the Module Detect feature
-
Power Saving bootstrap, TSTOUT[11], should be normally pulled-up
Timeout Reset bootstrap, TSTOUT[12], should be pull-down
-
Default Switch Configuration and Initialization Sequence
Port-based VLAN
MAC address 00-00-00-00-00-00 not learned
Drop MAC addresses 01-80-C2-00-00-01~F
No IP Multicast switching support
Trunking and mirroring disabled
MAC address agetime is 300 seconds
VLAN 802.1p prioritization
-
96 queued unicast/multicast frames will trigger flow control
All WRED drop percentages equal to 0%
Unicast/multicast/broadcast flood control disabled
No shared or per-class buffer pools
Disable per-port fixed priority and drop precedence
Disable asynchronous flow control
Spanning Tree per-port state equal to forwarding
Don’t filter tagged/untagged VLAN frames
SSI Device ID bootstrap, TSTOUT[6:4], should be pulled-down to indicate device ID 0x0 for the SSI
interface. Can be changed to whatever device ID required if more than one device on the SSI bus.
EEPROM bootstrap, TSTOUT[7], should be pulled-up to disable until the system is debugged. You
can pull-down this bootstrap if using the optional EEPROM in unmanaged mode (NOTE: this bootstrap
is not valid in any other CPU mode)
In lightly managed mode, you can enable the optional Module Detect feature
If enabled, need to use Mn_TXEN to indicate module type
Once system is debugged, you can enable the optional feature with pull-up (Refer to section 2.7 for
more details on this feature)
TSTOUT[15:13,6:4,8,7,0] must be pulled-up
TSTOUT[10] must be pulled-down
TSTOUT[3:1], should be pulled-down to indicate 16-bit CPU mode
For 8-bit CPU mode, pull-up TSTOUT[1]
If enabled, need to use Mn_TXEN to indicate module type
Once system is debugged, you can enable the optional feature with pull-up (Refer to section 2.7 for
more details on this feature)
All priority bits mapped to priority 0 (lowest)
Zarlink Semiconductor Inc.
ZL50405
21
Data Sheet