MPC8536-RDK Freescale Semiconductor, MPC8536-RDK Datasheet - Page 906

no-image

MPC8536-RDK

Manufacturer Part Number
MPC8536-RDK
Description
BOARD REF COMEXPRESS MPC8536
Manufacturer
Freescale Semiconductor
Series
PowerQUICC ™r
Type
MPUr
Datasheets

Specifications of MPC8536-RDK

Contents
CSB1880, CSB1801, Cables, Documentation, Enclosure, Power Supply with cord
For Use With/related Products
MPC8536
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Enhanced Three-Speed Ethernet Controllers
14.6.2.3
Figure 14-138
using the 8-bit FIFO interface.
The 8-bit FIFO interface has 25 signals (including the flow control signals). Illustrative timing of the
GMII-style FIFO mode is shown in
14-158
1
The flow control signals (TSEC n _CRS and TSEC n _COL) are common to all of the FIFO modes.
8-Bit GMII-Style Packet FIFO Mode
TSEC n _CRS becomes an output signal in FIFO modes only.
depicts the signals required to establish eTSEC module connection with an external device
TX_ER/RX_ER
TX_EN/RX_DV
eTSEC
TXD/RXD[7:0]
TX/RX_CLK n
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
Figure 14-139. 8-Bit GMII-Style Packet FIFO Timing
Figure 14-138. eTSEC-FIFO (8-Bit) Connection
Reflected Transmit Clock (TSEC n _GTX_CLK)
Figure
Transmit Flow Control
Receive Flow Control
Receive Data Valid (TSEC n _RX_DV)
Transmit Data (TSEC
Transmit Enable (TSEC n _TX_EN)
Transmit Clock (TSEC n _TX_CLK)
Receive Data (TSEC
Receive Clock (TSEC n _RX_CLK)
SOP
Transmit Error (TSEC n _TX_ER)
Receive Error (TSEC n _RX_ER)
14-139.
1
1
n
n
(TSEC n _CRS)
(TSEC n _COL)
_TXD[7:0])
_RXD[7:0])
EOP
with 8-Bit
Interface
ASIC
FIFO
Freescale Semiconductor

Related parts for MPC8536-RDK