s3c2410a Samsung Semiconductor, Inc., s3c2410a Datasheet - Page 53

no-image

s3c2410a

Manufacturer Part Number
s3c2410a
Description
16/32-bit Risc Arm Microprocessor
Manufacturer
Samsung Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
s3c2410a-20
Manufacturer:
SAMSUNG
Quantity:
15 995
Part Number:
s3c2410a-20
Quantity:
1 238
Part Number:
s3c2410a-20
Manufacturer:
SUNMNG
Quantity:
2 000
Company:
Part Number:
s3c2410a-20
Quantity:
130
Part Number:
s3c2410a-20-Y080
Manufacturer:
SAMSUNG
Quantity:
2 890
Part Number:
s3c2410a-20-Y0R0
Manufacturer:
SAMSUNG
Quantity:
523
Part Number:
s3c2410a20-Y080
Manufacturer:
SAMSUNG/三星
Quantity:
20 000
Company:
Part Number:
s3c2410a20-YO80
Quantity:
12 000
Company:
Part Number:
s3c2410a20-YO8N
Quantity:
1 619
S3C2410A
SD
SDDAT [3:0]
SDCMD
SDCLK
General Port
GPn [116:0]
TIMMER/PWM
TOUT [3:0]
TCLK [1:0]
JTAG TEST LOGIC
nTRST
TMS
TCK
TDI
TDO
Reset, Clock & Power
nRESET
nRSTOUT
PWREN
nBATT_FLT
OM [3:2]
Signal
I/O
ST
IO
IO
IO
O
O
O
O
O
I
I
I
I
I
I
I
SD receive/transmit data
SD receive response/ transmit command
SD clock
General input/output ports (some ports are output only)
Timer Output [3:0]
External timer clock input
nTRST (TAP Controller Reset) resets the TAP controller at start.
If debugger is used, A 10K pull-up resistor has to be connected.
If debugger (black ICE) is not used, nTRST pin must be issued by a low active pulse
(Typically connected to nRESET).
TMS (TAP Controller Mode Select) controls the sequence of the TAP controller's
states. A 10K pull-up resistor has to be connected to TMS pin.
TCK (TAP Controller Clock) provides the clock input for the JTAG logic.
A 10K pull-up resistor must be connected to TCK pin.
TDI (TAP Controller Data Input) is the serial input for test instructions and data.
A 10K pull-up resistor must be connected to TDI pin.
TDO (TAP Controller Data Output) is the serial output for test instructions and data.
nRESET suspends any operation in progress and places S3C2410A into a known
reset state. For a reset, nRESET must be held to L level for at least 4 FCLK after the
processor power has been stabilized.
For external device reset control
(nRSTOUT = nRESET & nWDTRST & SW_RESET)
2.0V core power on-off control signal
Probe for battery state (Does not wake up at power-off mode in case of low battery
state). If it isn't used, it has to be High (3.3V).
OM [3:2] determines how the clock is made.
OM [3:2] = 00b, Crystal is used for MPLL CLK source and UPLL CLK source.
OM [3:2] = 01b, Crystal is used for MPLL CLK source
OM [3:2] = 10b, EXTCLK is used for MPLL CLK source
OM [3:2] = 11b, EXTCLK is used for MPLL CLK source and UPLL CLK source.
and EXTCLK is used for UPLL CLK source.
and Crystal is used for UPLL CLK source.
Table 1-3. S3C2410A Signal Descriptions (Continued)
Description
PRODUCT OVERVIEW
1-23

Related parts for s3c2410a