s3c2410a Samsung Semiconductor, Inc., s3c2410a Datasheet - Page 446

no-image

s3c2410a

Manufacturer Part Number
s3c2410a
Description
16/32-bit Risc Arm Microprocessor
Manufacturer
Samsung Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
s3c2410a-20
Manufacturer:
SAMSUNG
Quantity:
15 995
Part Number:
s3c2410a-20
Quantity:
1 238
Part Number:
s3c2410a-20
Manufacturer:
SUNMNG
Quantity:
2 000
Company:
Part Number:
s3c2410a-20
Quantity:
130
Part Number:
s3c2410a-20-Y080
Manufacturer:
SAMSUNG
Quantity:
2 890
Part Number:
s3c2410a-20-Y0R0
Manufacturer:
SAMSUNG
Quantity:
523
Part Number:
s3c2410a20-Y080
Manufacturer:
SAMSUNG/三星
Quantity:
20 000
Company:
Part Number:
s3c2410a20-YO80
Quantity:
12 000
Company:
Part Number:
s3c2410a20-YO8N
Quantity:
1 619
MMC/SD/SDIO HOST CONTROLLER
SDI Data Control (SDIDCON) Register
NOTES:
1.
2.
19-10
SDIDCON
SDIO Interrupt
Period Type
(PrdType)
Transmit After
Response (TARSP)
Receive After
Command
(RACMD)
Busy After
Command
(BACMD)
Block mode
(BlkMode)
Wide bus enable
(WideBus)
DMA Enable
(EnDMA)
Stop by force
(STOP)
Data Transfer Mode
(DatMode)
BlkNum
Register
If you want one of TARSP, RACMD and BACMD bits (SDIDCON[20:18]) to "1", you need to write on SDIDCON
register head of on SDICCON register (always need for SDIO).
When DMA operation is completed, DMA Enable[15] bit of SDIDCON register should be disabled.
SDIDCON
0x5A00002C
Address
[13:12]
[11:0]
[21]
[20]
[19]
[18]
[17]
[16]
[15]
[14]
Bit
Determine whether SDIO Interrupt period is 2 cycle or extend
more cycle when last data block is transferred (for SDIO).
0 = exactly 2 cycle,
Determine when data transmit start after response receive or not.
0 = directly after DatMode set,
1 = after response receive(assume DatMode sets to 2'b11)
Determine when data receive start after command sent or not.
0 = directly after DatMode set,
1 = after command sent (assume DatMode sets to 2'b10)
Determine when busy receive start after command sent or not.
0 = directly after DatMode set,
1 = after command sent (assume DatMode sets to 2'b01)
Data transfer mode.
0 = stream data transfer,
Determine enable wide bus mode.
0 = standard bus mode(only SDIDAT[0] used),
1 = wide bus mode(SDIDAT[3:0] used)
Enable DMA.
0 = disable(polling),
When DMA operation is completed, this bit should be disabled.
Determine whether data transfer stop by force or not.
0 = normal,
Determine the direction of data transfer.
00 = ready,
10 = data receive start,
Block Number (0~4095). Do not care when stream mode.
R/W
R/W
SDI data control register
Description
1 = block data transfer
1 = dma enable
11 = data transmit start
1 = more cycles(like single block)
1 = stop by force
01 = only busy check start
Description
Reset Value
Initial Value
0x000
S3C2410A
0x0
00
0
0
0
0
0
0
0
0

Related parts for s3c2410a