s3c2410a Samsung Semiconductor, Inc., s3c2410a Datasheet - Page 226

• Manufacturer Part Number: s3c2410a
• Description: 16/32-bit Risc Arm Microprocessor
• Manufacturer: Samsung Semiconductor, Inc.

CLOCK & POWER MANAGEMENT
FCLK, HCLK, and PCLK
FCLK is used by ARM920T.
HCLK is used for AHB bus, which is used by the ARM920T, the memory controller, the interrupt controller, the LCD
controller, the DMA and the USB host block.
PCLK is used for APB bus, which is used by the peripherals such as WDT, IIS, I2C, PWM timer, MMC interface,
ADC, UART, GPIO, RTC and SPI.
The S3C2410A supports selection of Dividing Ratio between FCLK, HLCK and PCLK. This ratio is determined by
HDIVN and PDIVN of CLKDIVN control register.
After setting PMS value, it is required to set CLKDIVN register. The setting value of CLKDIVN will be valid after PLL
lock time. The value is also available for reset and changing Power Management Mode.
The setting value can also be valid after 1.5 HCLK. Only, 1HCLK can validate the value of CLKDIVN register changed
from Default (1:1:1) to other Divide Ratio (1:1:2, 1:2:2, 1:2:4 and 1:4:4)
7-8
HDIVN1
CLKDIVN
1. CLKDIVN should be set carefully not to exceed the limit of HCLK and PCLK.
2. If HDIVN = 1, the CPU bus mode has to be changed from the fast bus mode to the asynchronous bus
If HDIVN=1 and the CPU bus mode is the fast bus mode, the CPU will operate by the HCLK. This feature
can be used to change the CPU frequency as a half without affecting the HCLK and PCLK.
0
0
0
0
1
HCLK
PCLK
FCLK
mode using following instructions.
MMU_SetAsyncBusMode
0x00000000
mrc
orr
mcr
HDIVN
0
0
1
1
0
p15,0,r0,c1,c0,0
r0,r0,#R1_nF:OR:R1_iA
p15,0,r0,c1,c0,0
PDIVN
Figure 7-6. Changing CLKDIVN Register Value
0
1
0
1
0
0x00000001(1:1:2)
1 HCLK
FCLK
FCLK
FCLK
FCLK
FCLK
FCLK
NOTES
FCLK / 2
FCLK / 2
FCLK / 4
HCLK
FCLK
FCLK
0x00000003 (1:2:4)
1.5 HCLK
FCLK / 2
FCLK / 2
FCLK / 4
FCLK / 4
PCLK
FCLK
0x00000000 (1:1:1)
(Recommended)
Divide Ratio
(Default)
1 : 1 : 1
1 : 1 : 2
1 : 2 : 2
1 : 2 : 4
1 : 4 : 4
1.5 HCLK
S3C2410A