peb20560 Infineon Technologies Corporation, peb20560 Datasheet - Page 230

no-image

peb20560

Manufacturer Part Number
peb20560
Description
Dsp Oriented Pbx Controller Doc
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb20560HV3.1
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb20560HV3.1
Manufacturer:
STK
Quantity:
5 510
Part Number:
peb20560V2.1
Manufacturer:
INFINEON
Quantity:
3 900
Part Number:
peb20560V2.1-33D0C
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb20560V2.1-33D0C
Manufacturer:
MOT
Quantity:
5 510
Semiconductor Group
3.1.6.6.1
Configure PCM-side of ELIC:
Write PMOD = 44
Write PBNR = FF
Write POFD = F0
Write POFU = 18
Write PCSR = 45
Configure CFI-side of ELIC:
Write CMD1 = 20
Write CMD2 = D0
Write CBNR = FF
Write CTAR = 02
Write CBSR = 20
Write CSCR = 00
Reset EPIC-1 Control Memory (CM) to FF
Write MADR = FF
Write MACR = 70
Initialize EPIC-1 CM:
Write OMDR = 80
The subscriber’s upstream B
Write MADR = 89
Write MAAR = 80
Write MACR = 71
Read STAR
The subscriber’s upstream B
Write MADR = 85
Write MAAR = 81
Write MACR = 71
Read STAR
EPIC
®
H
-1 Initialization Example
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
PCM-mode 1, single clock rate, PFS evaluated with falling
edge of PDC, R× D0 = logical input port 0
512 bits per PCM-frame
the internal PFS marks downstream bit 6, ts 0 (second bit
of frame)
the internal PFS marks upstream bit 6, ts 0 (second bit
of frame)
no clock shift; PCM-data sampled with falling, transmitted
with rising PDC
PDC and PFS used as clock and framing source for the
CFI; CRCL = PDC; CFI-mode 0
FSC shaped for IOM-2 interface; DCL = 2 × data rate;
CFI-data received with falling, transmitted with rising CRCL
256 bits per CFI-frame
PFS is to mark CFI time-slot 0
PFS is to mark bit 7 of CFI time-slot 0; no shift of
CFI-upstream data relative to CFI-downstream data
2-bit channels located in position 7, 6 on all CFI-ports
set EPIC-1 from CM-reset mode into CM-initialization mode
connection to PCM-port 0, time-slot 5
from upstream CFI-port 0, time-slot 0
write CM-data addressed by MAAR with content of MADR;
write CM-code addressed by MAAR with ‘0001’
simple 64-kbit/s connection)
Wait for STAR:MAC = 0
loop to PCM-port 1, time-slot 1
from upstream CFI-port 0, time-slot 1
write CM-data addressed by MAAR with content of MADR;
write CM-code addressed by MAAR with ‘0001’
simple 64 kbit/s connection)
Wait for STAR:MAC = 0
1
2
-channel is switched to PCM-port 0, time-slot 5
-channel is internally looped via PCM-port 1, time-slot 1
3-24
H
:
Operational Description
B
B
(code for a
(code for a
PEB 20560
2003-08

Related parts for peb20560